- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371186 > TLV320AC57N (Texas Instruments, Inc.) 3-V VOICE-BAND AUDIO PROCESSORS VBAPE PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AC57N |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| 中文描述： | 3伏的語(yǔ)音頻帶音頻處理器VBAPE |
| 文件頁(yè)數(shù)： | 24/46頁(yè) |
| 文件大小： | 452K |
| 代理商： | TLV320AC57N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)
SLAS428 AUGUST 2004
www.ti.com
24
SPI DIGITAL INTERFACE
All ’DAC26 control registers are programmed through a standard SPI bus. The SPI allows full-duplex, synchronous, serial
communication between a host processor (the master) and peripheral devices (slaves). The SPI master generates the
synchronizing clock and initiates transmissions. The SPI slave devices depend on a master to start and synchronize
transmissions.
A transmission begins when initiated by a master SPI. The byte from the master SPI begins shifting in on the slave SPIDIN
(MOSI) pin under the control of the master serial clock. As the byte shifts in on the SPIDIN pin, a byte shifts out on the
SPIDOUT (MISO) pin to the master shift register.
The idle state of the serial clock for the ’DAC26 is low, which corresponds to a clock polarity setting of 0 (typical
microprocessor SPI control bit CPOL = 0). The ’DAC26 interface is designed so that with a clock phase bit setting of 1
(typical microprocessor SPI control bit CPHA = 1), the master begins driving its MOSI pin and the slave begins driving its
SPIDOUT pin on the first serial clock edge. The SS pin can remain low between transmissions; however, the ’DAC26 only
interprets command words which are transmitted after the falling edge of SS.
Hardware Reset
The device requires a low-to-high pulse on RESET after power up for correct operation. A hardware reset pulse initializes
all the internal registers, counters, and logic.
Hardware Power Down
By default the PWD pin is configured as a hardware power-down (active low) signal. The device powers down all the internal
circuitry to save power. All the register contents are maintained. Some counters maintain their value.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AC57PT | 3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| TLV320AC56DW | 3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| TLV320AC56N | 3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| TLV320AC56PT | 3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| TLV320AIC20I | Layout and Grounding Guidelines for TLV320AIC2x |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AC57PT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V VOICE-BAND AUDIO PROCESSORS VBAPE |
| TLV320AD11A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V INTEGRATED ADSL OVER POTS CODEC |
| TLV320AD11APZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLV320AD12A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V INTEGRATED ADSL CODEC |
| TLV320AD12APZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。