參數(shù)資料
型號(hào): TLC7135CN
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP28
封裝: GREEN, PLASTIC, DIP-28
文件頁(yè)數(shù): 14/17頁(yè)
文件大小: 458K
代理商: TLC7135CN
ICL7135C, TLC7135C
4 1/2DIGIT PRECISION
ANALOGTODIGITAL CONVERTERS
SLAS074D DECEMBER 1986 REVISED SEPTEMBER 2003
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D1
D2
D3
D4
Deintegrate
Signal Integrate
AUTO ZERO
D5
Digit Scan
for OVER RANGE
STROBE
First D5 of AUTO ZERO and deintegrate is one count longer.
Figure 4
PRINCIPLES OF OPERATION
A measurement cycle for the ICL7135C and TLC7135C consists of the following four phases.
1.
Auto-Zero Phase. The internal IN + and IN inputs are disconnected from the terminals and internally
connected to ANLG COMMON. The reference capacitor is charged to the reference voltage. The
system is configured in a closed loop and the auto-zero capacitor is charged to compensate for offset
voltages in the buffer amplifier, integrator, and comparator. The auto-zero accuracy is limited only by the
system noise, and the overall offset, as referred to the input, is less than 10
V.
2.
Signal Integrate Phase. The auto-zero loop is opened and the internal IN + and IN inputs are
connected to the external terminals. The differential voltage between these inputs is integrated for a
fixed period of time. When the input signal has no return with respect to the converter power supply, IN
can be tied to ANLG COMMON to establish the correct common-mode voltage. Upon completion of this
phase, the polarity of the input signal is recorded.
3.
Deintegrate Phase. The reference is used to perform the deintegrate task. The internal IN is internally
connected to ANLG COMMON and IN+ is connected across the previously charged reference
capacitor. The recorded polarity of the input signal ensures that the capacitor is connected with the
correct polarity so that the integrator output polarity returns to zero. The time required for the output to
return to zero is proportional to the amplitude of the input signal. The return time is displayed as a digital
reading and is determined by the equation 10,000
× (VID/Vref). The maximum or full-scale conversion
occurs when VID is two times Vref.
4.
Zero Integrator Phase. The internal IN is connected to ANLG COMMON. The system is configured in a
closed loop to cause the integrator output to return to zero. Typically, this phase requires 100 to 200
clock pulses. However, after an over-range conversion, 6200 pulses are required.
相關(guān)PDF資料
PDF描述
TLC7135CDWR 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDSO28
TLC7135CNG4 1-CH 4-BIT DUAL-SLOPE ADC, PARALLEL ACCESS, PDIP28
TLC7225CDW PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDSO24
TLC7225IDW PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDSO24
TLC7225IDWR PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC7135CNG4 功能描述:LED顯示驅(qū)動(dòng)器 4.5Bs 0.003kSPS ADC 1Ch RoHS:否 制造商:Micrel 數(shù)位數(shù)量:5 片段數(shù)量: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-44 工作電源電壓:4.75 V to 11 V 最大電源電流:10 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube
TLC7135CN-TI 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) NUMBER OF
TLC7225C 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC7225CDW 功能描述:數(shù)模轉(zhuǎn)換器- DAC Quad DAC 8bit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
TLC7225CDW 制造商:Texas Instruments 功能描述:IC's