- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98237 > TLC3578IPWR (TEXAS INSTRUMENTS INC) 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | TLC3578IPWR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | GREEN, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 9/49頁 |
| 文件大小： | 1137K |
| 代理商： | TLC3578IPWR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
17
WWW.TI.COM
circuit description
converter
The converters include a successive-approximation ADC utilizing a charge redistribution DAC. Figure 5 shows
a simplified block diagram of the ADC. The sampling capacitor acquires the signal on Ain during the sampling
period. When the conversion process starts, the control logic directs the charge redistribution DAC to add and
subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition.
When balanced, the conversion is complete and the ADC output code is generated.
Charge
Redistribution
DAC
Control
Logic
_
+
REFM
Ain
ADC Code
C(sample)
Figure 5. Simplified Block Diagram of the Successive-Approximation System
analog input range and internal test voltages
TLC3578 and TLC2578 have 8 analog inputs (TLC3574 and TLC2574 have 4) and three test voltages. The
inputs are selected by the analog multiplexer according to the command entered (see Table 1). The input
multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel
switching.
All converters are specified for bipolar input range of
±10 V. The input signal is scaled to 0–4 V at the SAR ADC
input via the bipolar scaling circuit (see the functional block diagram and the equivalent analog input circuit):
–10 V to 0 V, 10 V to 4 V, and 0 V to 2 V.
analog input mode
Two input signal modes can be selected: single-ended input and pseudodifferential input.
_
+
Charge
Redistribution
DAC
Control
Logic
Ain(+)
REFM
ADC Code
S1
Ain()
When sampling, S1 is closed and S2 connects to Ain().
During conversion, S1 is open and S2 connects to REFM.
Figure 6. Simplified Pseudodifferential Input Circuit
Pseudodifferential input refers to the negative input, Ain(). Its voltage is limited in magnitude to
±1 V. The input
frequency limit of Ain() is the same as the positive input Ain(+). This mode is normally used for ground noise
rejection or dc offset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC3574IPWG4 | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC2574IPWG4 | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3578IDWR | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC2574IDW | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3574IDW | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC3578IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC363C | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
| TLC363C20V8-7 | 制造商:Diodes Incorporated 功能描述:ZENER TRIPLE PARALLEL 20.8V 5% 200MW 6PIN SOT-363 - Tape and Reel |
| TLC363C5V5 | 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:TRIPLE LOW CAPACITANCE MOUNT ZENER DIODE ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。