參數(shù)資料
型號(hào): TLC320AD535I
廠商: Texas Instruments, Inc.
元件分類(lèi): Codec
英文描述: DUAL CHANNEL VOICE/DATA CODEC
中文描述: 雙通道語(yǔ)音/數(shù)據(jù)編解碼器
文件頁(yè)數(shù): 19/84頁(yè)
文件大?。?/td> 447K
代理商: TLC320AD535I
2–4
2.3
Table 2–1 describes the function of the master/slave (M/S) input. The only difference between master and
slave operations in the TLC320AC02 is that SCLK and FS are outputs when M/S is high and inputs when
M/S is low.
Master-Slave Terminal Function
Table 2–1. Master-Slave Selection
MODE
M/S
FS
SCLK
Master and Stand Alone
H
Output
Output
Slave and Codec Emulation
When the stand-alone mode is desired or when the device is
permanently in the master mode, M/S must be high.
L
Input
Input
2.4
To produce excellent common-mode rejection of unwanted signals, the analog signal is processed
differentially until it is converted to digital data. The signal is amplified by the input amplifier at one of three
software-selectable gains (typically 0 dB, 6 dB, or 12 dB). A squelch mode can also be programmed for the
input amplifier.
ADC Signal Channel
The amplifier output is filtered and applied to the ADC input. The ADC converts the signal into discrete digital
words in 2s-complement format corresponding to the analog-signal value at the sampling time. These 16-bit
digital words, representing sampled values of the analog input signal, are clocked out of the serial port
(DOUT), one word for each primary communication interval. During secondary communications, the data
previously programmed into the registers can be read out with the appropriate register address and with the
read bit set to 1. When a register read is not requested, all 16 bits are 0.
2.5
DIN receives the 16-bit serial data word (2s complement) from the host during the primary communications
interval and latches the data on the seventeenth rising edge of SCLK. The data are converted to an analog
voltage by the DAC with a sample and hold and then through a (sin x)/x correction circuit and a smoothing
filter. An output buffer with three software-programmable gains (0 dB, –6 dB, and –12 dB), as shown in
register 4, drives the differential outputs OUT+ and OUT–. A squelch mode can also be programmed for
the output buffer. During secondary communications, the configuration program data are read into the
device control registers.
DAC Signal Channel
2.6
The digital serial interface consists of the shift clock, the frame-synchronization signal, the ADC-channel
data output, and the DAC-channel data input. During the primary 16-bit frame-synchronization interval, the
SCLK transfers the ADC channel results from DOUT and transfers 16-bit DAC data into DIN.
Serial Interface
During the secondary frame-synchronization interval, the SCLK transfers the register read data from DOUT
when the read bit is set to a 1. In addition, the SCLK transfers control and device parameter information into
DIN. The functional sequence is shown in Figure 2–1.
相關(guān)PDF資料
PDF描述
TLC320AC02I Single-Supply Analog Interface Circuit
TLC320AD50IPT SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50(中文) Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能)
TLC34075A-110 Color-Palette(110MHz,視頻接口調(diào)色器)
TLC34075A-135 Color-Palette(135MHz,視頻接口調(diào)色器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD535IPM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD535PM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD545-EVM 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLC320AD545IPT 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD545IPTG4 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel