參數(shù)資料
型號(hào)： TLC320AD50C
廠商： Texas Instruments, Inc.
英文描述： SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
中文描述： sigma - delta模擬接口，具有大師電路，從功能
文件頁(yè)數(shù)： 48/84頁(yè)
文件大?。?/td> 447K
代理商： TLC320AD50C
3–9
3.7
Timing Requirements and Specifications in Slave Mode and Codec
Emulation Mode
3.7.1
Recommended Input Timing Requirements for Slave Mode, V
DD
= 5 V
MIN
NOM
MAX
UNIT
tr(MCLK)
tf(MCLK)
Master clock rise time
5
ns
Master clock fall time
5
ns
Master clock duty cycle
40%
60%
tw(RESET)
tsu(DIN)
th(DIN)
tsu(FL-CH)
RESET pulse duration
1 MCLK
DIN setup time before SCLK low (see Figure 4–3)
20
ns
DIN hold time after SCLK high (see Figure 4–3)
20
ns
Setup time from FS low to SCLK high
±
SCLK/4
ns
3.7.2
Operating Characteristics Over Recommended Range of Operating Free-Air
Temperature, V
DD
= 5 V (Unless Otherwise Noted) (see Note 23)
PARAMETER
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock cycle time (see Figure 4–3)
125
ns
Shift clock fall time (see Figure 4–3)
18
ns
Shift clock rise time (see Figure 4–3)
18
ns
Shift clock duty cycle
45%
55%
td(CH-FDL)
td(CH-FDH)
Delay time from SCLK high to FSD low (see Figure 4–6)
50
ns
Delay time from SCLK high to FSD high
40
ns
td(FL-FDL)
Delay time from FS low to FSD low (slave to slave)
(see Figure 4–5)
40
ns
td(CH-DOUT)
Delay time from SCLK high to DOUT valid
(see Figures 4–3 and 4–7)
40
ns
td(CH-DOUTZ)
Delay time from SCLK
↑
to DOUT in high-impedance state
(see Figure 4–8)
20
ns
td(ML-EL)
td(ML-EH)
tf(EL)
tr(EH)
td(MH-CH)
td(MH-CL)
All typical values are at VDD = 5 V and TA = 25
°
C.
NOTE 23: All timing specifications are valid with CL = 20 pF.
Delay time from MCLK low to EOC low (see Figure 4–9)
40
ns
Delay time from MCLK low to EOC high (see Figure 4–9)
40
ns
EOC fall time (see Figure 4–9)
13
ns
EOC rise time (see Figure 4–9)
13
ns
Delay time from MCLK high to SCLK high
50
ns
Delay time from MCLK high to SCLK low
50
ns
相關(guān)PDF資料
PDF描述
TLC320AD50C-I SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50I SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD535C DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535C-I DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535I DUAL CHANNEL VOICE/DATA CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50CDW 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50CDWR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50C-I 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50CPT 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AD50CPTR 功能描述:接口—CODEC SNGL CH Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*