
3–1
3
3.1
Specifications
Absolute Maximum Ratings Over Operating Free-Air Temperature Range
(Unless Otherwise Noted)
Supply voltage range, DGTL V
DD
(see Notes 1 and 2)
Supply voltage range, DAC V
DD
(see Notes 1 and 2)
Supply voltage range, ADC V
DD
(see Notes 1 and 2)
Differential supply voltage range, DGTL V
DD
to DAC V
DD
Differential supply voltage range, all positive supply voltages to
ADC GND, DAC GND, DGTL GND, SUBS
Output voltage range, DOUT
. . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, DIN
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Ground voltage range, ADC GND, DAC GND,
DGTL GND, SUBS
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
Storage temperature range, T
stg
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These
are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated
under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for
extended periods may affect device reliability.
3.2
Recommended Operating Conditions (see Note 2)
–0.3 V to 6.5 V
–0.3 V to 6.5 V
–0.3 V to 6.5 V
–0.3 V to 6.5 V
. . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . .
. . . . . . . . . . . .
–0.3 V to 6.5 V
. . . . . . . . . . . . . . . . . . . .
–0.3 V to DGTL V
DD
+ 0.3 V
–0.3 V to DGTL V
DD
+ 0.3 V
–0.3 V to DGTL V
DD
+ 0.3 V
0
°
C to 70
°
C
–40
°
C to 125
°
C
. . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
260
°
C
MIN
NOM
MAX
UNIT
VDD
Positive supply voltage
4.5
5
5.5
V
Steady-state differential voltage between any two supplies
0.1
V
VIH
VIL
IO
High-level digital input voltage
2.2
V
Low-level digital input voltage
0.8
V
μ
A
Load output current from ADC VMID and DAC
Conversion time for the ADC and DAC channels
100
10 FCLK periods
fMCLK
VID(PP)
Master-clock frequency
10.368
15
MHz
Analog input voltage (differential, peak to peak)
6
V
RL
Differential output load resistance
600
Single-ended to buffered DAC VMID voltage load resistance
Operating free-air temperature
1. Voltage values for DGTL VDD are with respect to DGTL GND, voltage values for DAC VDD are with respect
to DAC GND, and voltage values for ADC VDD are with respect to ADC GND. For the subsequent electrical,
operating, and timing specifications, the symbol VDD denotes all positive supplies. DAC GND, ADC GND,
DGTL GND, and SUBS are at 0 V unless otherwise specified.
2. To avoid possible damage to these CMOS devices and associated operating parameters, the sequence
below should be followed when applying power:
(1) Connect SUBS, DGTL GND, ADC GND, and DAC GND to ground.
(2) Connect voltages ADC VDD,and DAC VDD.
(3) Connect voltage DGTL VDD.
(4) Connect the input signals.
When removing power, follow the steps above in reverse order.
300
TA
NOTES:
0
70
°
C