參數(shù)資料
型號(hào): TLC32046IFN
廠商: TEXAS INSTRUMENTS INC
元件分類: 模擬信號(hào)調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PQCC28
封裝: PLASTIC, CC-28
文件頁數(shù): 16/56頁
文件大小: 274K
代理商: TLC32046IFN
2–9
2.15.2
Primary DX Word Bit Pattern
Using 8-bit processors, the data word is transmitted in the same order as one 16-bit word, but as two bytes
with the two LSBs of the second byte set to zero.
A/D OR D/A MSB
1st bit sent
1st bit sent of 2nd byte
A/D or D/A LSB
↓↓
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Table 2–2. Primary DX Serial Communication Protocol
FUNCTIONS
D1
D0
D15 (MSB)-D2
→ DAC Register.
TA
→ TX(A), RA → RX(A) (see Figure 2–1).
TB
→ TX(B), RB → RX(B) (see Figure 2–1).
0
D15 (MSB)-D2
→ DAC Register.
TA+TA
′ → TX(A), RA+RA′ → RX(A) (see Figure 2–1).
TB
→ TX(B), RB → RX(B) (see Figure 2–1).
The next D/A and A/D conversion period is changed by the addition of TA
′ and RA′ master clock cycles,
in which TA
′ and RA′ can be positive, negative, or zero (refer to Table 2–4).
0
1
D15 (MSB)-D2
→ DAC Register.
TA–TA
′ → TX(A), RA–RA′ → RX(A) (see Figure 2–1).
TB
→ TX(B), RB → RX(B) (see Figure 2–1).
The next D/A and A/D conversion period is changed by the subtraction of TA
′ and RA′ master clock cycles,
in which TA
′ and RA′ can be positive, negative, or zero (refer to Table 2–4).
1
0
D15 (MSB)-D2
→ DAC Register.
TA
→ TX(A), RA → RX(A) (see Figure 2–1).
TB
→ TX(B), RB → RX(B) (see Figure 2–1).
After a delay of four shift cycles, a secondary transmission follows to program the AIC to operate in the
desired configuration. In the telephone interface mode, data on DATA DR is routed to DR during
secondary transmission.
1
NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (primary communications)
to the AIC initiates secondary communications upon completion of the primary communications. When the
primary communication is complete, FSX remains high for four SHIFT CLOCK cycles and then goes low and
initiates the secondary communication. The timing specifications for the primary and secondary communications
are identical. In this manner, the secondary communication, if initiated, is interleaved between successive
primary communications. This interleaving prevents the secondary communication from interfering with the
primary communications and DAC timing. This prevents the AIC from skipping a DAC output. FSR is not asserted
during secondary communications activity. However, in the dual-word (telephone interface) mode, FSD is
asserted during secondary communications but not during primary communications.
相關(guān)PDF資料
PDF描述
TLC32046MFKR SPECIALTY ANALOG CIRCUIT, CQCC28
TLC32046IFNR SPECIALTY ANALOG CIRCUIT, PQCC28
TLC32046MJ SPECIALTY ANALOG CIRCUIT, CDIP28
TLC320AD50CDW SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD52CDWR SPECIALTY ANALOG CIRCUIT, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC32046IN 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLC32046M 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit
TLC32047 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit
TLC32047C 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit
TLC32047CFN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit