- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383953 > TLC32045IN (Texas Instruments, Inc.) VOICE-BAND ANALOG INTERFACE CIRCUITS PDF資料下載
參數(shù)資料
| 型號： | TLC32045IN |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| 中文描述： | 語音頻帶模擬接口電路 |
| 文件頁數(shù)： | 27/39頁 |
| 文件大?。?/td> | 535K |
| 代理商： | TLC32045IN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
TLC32044C, TLC32044E, TLC32044I, TLC32044M TLC32045C, TLC32045I
VOICE-BAND ANALOG INTERFACE CIRCUITS
SLAS017F – MARCH 1988 – REVISED MAY 1995
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
serial port — AIC output signals
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock (SCLK) cycle time
380
ns
Shift clock (SCLK) fall time
50
ns
Shift clock (SCLK) rise time
50
ns
Shift clock (SCLK) duty cycle
Delay from SCLK
↑
to FSR/FSX
↓
Delay from SCLK
↑
to FSR/FSX
↑
DR valid after SCLK
↑
Delay from SCLK
↑
to EODX/EODR
↓
in word mode
Delay from SCLK
↑
to EODX/EODR
↑
in word mode
EODX fall time
45
55
%
td(CH-FL)
td(CH-FH)
td(CH-DR)
td(CH-EL)
td(CH-EH)
tf(EODX)
tf(EODR)
td(CH-EL)
td(CH-EH)
td(MH-SL)
td(MH-SH)
CL = 50 pF
CL = 50 pF
52
ns
52
ns
90
ns
90
ns
90
ns
15
ns
EODR fall time
Delay from SCLK
↑
to EODX/EODR
↓
in byte mode
Delay from SCLK
↑
to EODX/EODR
↑
in byte mode
Delay from MSTR CLK
↑
to SCLK
↓
Delay from MSTR CLK
↑
to SCLK
↑
15
ns
100
ns
100
ns
65
ns
65
ns
serial port — AIC output signals, TLC32044M
MIN
TYP
MAX
UNIT
tc(SCLK)
tf(SCLK)
tr(SCLK)
Shift clock (SCLK) cycle time
400
ns
Shift clock (SCLK) fall time
50
ns
Shift clock (SCLK) rise time
50
ns
Shift clock (SCLK) duty cycle
Delay from SCLK
↑
to FSR/FSX
↓
Delay from SCLK
↑
to FSR/FSX
↑
DR valid after SCLK
↑
Delay from SCLK
↑
to EODX/EODR
↓
in word mode
Delay from SCLK
↑
to EODX/EODR
↑
in word mode
EODX fall time
50
%
td(CH-FL)
td(CH-FH)
td(CH-DR)
td(CH-EL)
td(CH-EH)
tf(EODX)
tf(EODR)
td(CH-EL)
td(CH-EH)
td(MH-SL)
td(MH-SH)
Typical values are at TA = 25
°
C.
260
ns
260
ns
316
ns
280
ns
280
ns
15
ns
EODR fall time
Delay from SCLK
↑
to EODX/EODR
↓
in byte mode
Delay from SCLK
↑
to EODX/EODR
↑
in byte mode
Delay from MSTR CLK
↑
to SCLK
↓
Delay from MSTR CLK
↑
to SCLK
↑
15
ns
100
ns
100
ns
65
ns
65
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC32044E | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32044I | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32044M | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32044MFK | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32045C | VOICE-BAND ANALOG INTERFACE CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC32046 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32046C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32046CN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC32046I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Wide-Band Analog Interface Circuit |
| TLC32046IN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。