- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373626 > TDA9116 (意法半導(dǎo)體) LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR PDF資料下載
參數(shù)資料
| 型號： | TDA9116 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR |
| 中文描述： | 低費(fèi)用的I2C可控?fù)隙榷嗤斤@示器處理器 |
| 文件頁數(shù)： | 28/47頁 |
| 文件大?。?/td> | 725K |
| 代理商： | TDA9116 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
TDA9116
28/47
The charge pump provides positive and negative
currents charging the external loop filter on HPosF
pin. The loop is independent of the trailing edge of
sync. signal and only locks to its leading edge. By
design, the PLL1 does not suffer from any dead
band even while locked. The speed of the PLL1
depends on the current value provided by the
charge pump. While not locked, the current is very
low, to slow down the changes of VCO frequency
and thus protect the external power components
at sync. signal change. In locked state, the cur-
rents are much higher, two different values being
selectable via PLL1Pump I
2
C bus bit to provide a
mean to control the PLL1 speed by S/W. Lower
values make the PLL1 slower, but more stable.
Higher values make it faster and less stable. In
general, the PLL1 speed should be higher for high
deflection frequencies. The response speed and
stability (jitter level) depends on the choice of ex-
ternal components making up the loop filter. A
“CRC” filter is generally used (see Figure 4 on
page 28).
Figure 4. H-PLL1 filter configuration
The PLL1 is internally inhibited during extracted
vertical sync. pulse (if any) to avoid taking into ac-
count missing or wrong pulses on the phase com-
parator. Inhibition is obtained by forcing the charge
pump output to high impedance state. The inhibi-
tion mechanism can be disabled through
PLL1Pump I
2
C bus bit.
The Figure 7, in its upper part, shows the position
of the VCO ramp signal in relation to input sync.
pulse for three different positions of adjustment of
horizontal position control HPOS
Figure 5. Horizontal PLL1 block diagram
HPLL1F
9
R
2
C
1
C
2
4
Lock
Status
(pin & I
2
C)
PLL
INHIBITION
HPosF
SHAPER
Low
High
LOCK
DETECTOR
COMP
CHARGE
PUMP
HPLL1F R0
9
C0
6
8
VCO
HOSC
(I
2
C)
HPOS
INPUT
INTERFACE
H/HVSyn
Sync
Polarity
10
PLL1Pump
(I
2
C)
V-sync (extracted)
PLL1InhEn
(I
2
C)
HOscF
1
V-sync
Extracted
REF1
PLL1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9201 | WIDE BAND VIDEO PREAMPLIFIER |
| TDA9203 | I2C BUS CONTROLLED 70MHz RGB PREAMPLIFIER |
| TDA9203A | I2C BUS CONTROLLED 70MHz RGB PREAMPLIFIER |
| TDA9206 | I2C BUS CONTROLLED 130MHz RGB PREAMPLIFIER |
| TDA9207 | 150 MHz PIXEL VIDEO CONTROLLER FOR MONITORS INCLUDING CUT-OFF INPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9118 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:行/場掃描處理電路 |
| TDA9141 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PAL/NTSC/SECAM decoder/sync processor |
| TDA9143 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor |
| TDA9144 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor with PALplus helper demodulator |
| TDA9150 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Programmable deflection controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。