參數(shù)資料
型號: TDA9113
廠商: STMICROELECTRONICS
元件分類: 偏轉(zhuǎn)
英文描述: HORIZ/VERT DEFLECTION IC, PDIP32
封裝: SHRINK, PLASTIC, DIP-32
文件頁數(shù): 24/50頁
文件大?。?/td> 755K
代理商: TDA9113
TDA9113
30/50
generated from the output vertical deflection drive
waveform, they both track with real vertical ampli-
tude and position (including breathing compensa-
tion), thus being fixed on the screen. Refer to I2C
BUS CONTROL REGISTER MAP on page 22 for
details on I2C bus controls.
Figure 7. Horizontal timing diagram
Figure 8. HFly input configuration
9.3.6 - Output Section
The H-drive signal is inhibited (high level) during
flyback pulse, and also when VCC is too low, when
X-ray protection is activated (XRayAlarm I2C bus
flag set to 1) and when I2C bus bit HBOutEn is set
to 0 (default position).
The duty cycle of the H-drive signal is controlled
via I2C bus register
HDUTY. This is overruled dur-
ing soft-start and soft-stop procedures (see sub
chapter Soft-start and soft-stop on H-drive on
page 30 and Figure 10).
The PLL2 is followed by a rapid phase shifting
which accepts the signal from H-moiré canceller
(see sub chapter Horizontal moiré cancellation on
page 30)
The output stage consists of a NPN bipolar tran-
sistor, the collector of which is routed to HOut pin
(see Figure 9).
Figure 9. HOut configuration
Non-conductive state of HOT (Horizontal Output
Transistor) must correspond to non-conductive
state of the device output transistor.
9.3.7 - Soft-start and soft-stop on H-drive
The soft-start and soft-stop procedure is carried
out at each switch-on or switch-off of the H-drive
signal, either via HBOutEn I2C bus bit or after re-
set of XRayAlarm I2C bus flag, to protect external
power components. By its second function, the ex-
ternal capacitor on pin HPosF is used to time out
this procedure, during which the duty cycle of H-
drive signal starts at its maximum (“tHoff/TH for soft
start/stop” in electrical specifications) and slowly
decreases to the value determined by the control
I2C bus register
HDUTY (vice versa at soft-stop).
This is controlled by voltage on pin HPosF. See
Figure 10 and sub chapter Safety functions on
page 38.
9.3.8 - Horizontal moiré cancellation
The horizontal moiré canceller is intended to blur a
potential beat between the horizontal video pixel
period and the CRT pixel width, which causes vis-
ible moiré patterns in the picture.
It introduces a microscopic indent on horizontal
scan lines by injecting little controlled phase shifts
to output circuitry of the horizontal section. Their
amplitude is adjustable through HMOIRE I2C bus
control.
The behaviour of horizontal moiré is to be opti-
mised for different deflection design configurations
using HMoiré I2C bus bit. This bit is to be kept at 0
for common architecture (B+ and EHT common
00000
H-flyback
PLL2
H-drive
current
VThrHFly
control
+
-
(on HOut)
tS
tHoff
H-drive
region
H-drive
region
tph(max)
inhibited
tS: HOT storage time
H-Osc
VS(0)
7/8TH
TH
VHOThrHi
max.
med.
min.
VHPosF
H-sync
(polarized)
REF1
tHph
min
max
HPOS
(I2C)
max.
med.
min.
PLL1 lock
(internal)
VHOThrLo
(VCO)
PLL2
P
LL1
control
ON
forced high
00000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
forced low
OFF
ON
0
GND
~20k
HFly 12
~500
int.
ext.
00
26
int.
ext.
HOut
相關(guān)PDF資料
PDF描述
TDA9115 HORIZ/VERT DEFLECTION IC, PDIP32
TDA9116 HORIZ/VERT DEFLECTION IC, PDIP32
TDA9141N COLOR SIGNAL DECODER, PDIP32
TDA9170N SPECIALTY CONSUMER CIRCUIT, PDIP32
TDA9177N SPECIALTY CONSUMER CIRCUIT, PDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA9115 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
TDA9116 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
TDA9118 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:行/場掃描處理電路
TDA9141 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PAL/NTSC/SECAM decoder/sync processor
TDA9143 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:I2C-bus controlled, alignment-free PAL/NTSC/SECAM decoder/sync processor