參數(shù)資料
型號(hào)： TDA8762M/4-T
廠商： NXP SEMICONDUCTORS
元件分類： ADC
英文描述： 1-CH 10-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PDSO28
封裝： 5.30 MM, PLASTIC, MO-150AH, SOT-341-1, SSOP-28
文件頁(yè)數(shù)： 24/24頁(yè)
文件大?。?/td> 129K
代理商： TDA8762M/4-T
1996 Mar 28
9
Philips Semiconductors
Product specication
10-bit high-speed low-power
analog-to-digital converter
TDA8762
Notes
1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock
must not be less than 0.5 ns.
2. Analog input voltages producing code 0 up to and including code 1023:
a) VosB (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and
the reference voltage BOTTOM (VRB) at Tamb =25 °C.
b) VosT (voltage offset TOP) is the difference between VRT (reference voltage TOP) and the analog input which
produces data outputs equal to code 1023 at Tamb =25 °C.
3. In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities
of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to
pins VRB and VRT via offset resistors ROB and ROT as shown in Fig.3.
a) The current flowing into the resistor ladder is IL =
and the full-scale input range at the converter,
to cover code 0 to code 1023, is .
.
b) Since RL, ROB and ROT have similar behaviour with respect to process and temperature variation, the ratio
will be kept reasonably constant from part to part. Consequently variation of the output codes
at a given input voltage depends mainly on the difference VRT VRB and its variation with temperature and supply
voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching
between each of them is then optimized.
4.
.
DIFFERENTIAL GAIN; note 9
Gdiff
differential gain
fclk = 40 MHz;
PAL modulated ramp
0.5
%
DIFFERENTIAL PHASE; note 9
diff
differential phase
fclk = 40 MHz;
PAL modulated ramp
0.5
deg
Timing (fclk = 40 MHz; CL = 15 pF); see Fig.4; note 10
tds
sampling delay time
2ns
th
output hold time
5
ns
td
output delay time
10
14
ns
CL
digital output load
15
40
pF
3-state output delay times; see Fig.5
tdZH
enable HIGH
45
50
ns
tdZL
enable LOW
25
35
ns
tdHZ
disable HIGH
12
15
ns
tdLZ
disable LOW
12
15
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
RT
V
RB
–
R
OB
R
L
R
OT
++
------------------------------------------
V
I
R
L
I
L
×
R
L
R
OB
R
L
R
OT
++
------------------------------------------
V
RT
V
RB
–
()
0.824
V
RT
V
RB
–
()
×
=
×
=
R
L
R
OB
R
L
R
OT
++
-----------------------------------------
GER
V
1023
V
0
–
() 2V
–
2V
------------------------------------------------
100
×
=
相關(guān)PDF資料
PDF描述
TDA8763M/3DB 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TDA8763M/3/C4,112 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TDA8766G/C1,118 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32
TDA8766GB 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32
TDA8767H/1-T 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA8763 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit high-speed low-power ADC with internal reference regulator
TDA8763A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit high-speed low-power ADC
TDA8763AM 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit high-speed low-power ADC
TDA8763AM/3 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:10-bit high-speed low-power ADC
TDA8763AM/3/C4,112 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10 BIT A/D LOW POWER RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*