- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373623 > TDA7440D (意法半導(dǎo)體) TONE CONTROL DIGITALLY CONTROLLED AUDIO PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | TDA7440D |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | TONE CONTROL DIGITALLY CONTROLLED AUDIO PROCESSOR |
| 中文描述： | 音調(diào)控制數(shù)控音頻處理器 |
| 文件頁數(shù)： | 7/17頁 |
| 文件大?。?/td> | 212K |
| 代理商： | TDA7440D |
7/17
TDA7440D
4
Data transmission from microprocessor to the TDA7440D and vice versa takes place through the 2 wires
I
2
C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage
must be connected).
I
2
C BUS INTERFACE
4.1 Data Validity
As shown in fig. 11, the data on the SDA line must be stable during the high period of the clock. The HIGH
and LOW state of the data line can only change when the clock signal on the SCL line is LOW.
4.2 Start and Stop Conditions
As shown in fig. 12 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The
stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.
4.3 Byte Format
Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge
bit. The MSB is transferred first.
4.4 Acknowledge
The master (
μ
P) puts a restive HIGH level on the SDA line during the acknowledge clock pulse (see fig.
13). The peripheral (audio processor) that acknowledges has to pull-down (LOW) the SDA line during this
clock pulse.
The audio processor which has been addressed has to generate an acknowledge after the reception of
each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case
the master transmitter can generate the STOP information in order to abort the transfer.
4.5 Transmission without Acknowledge
Avoiding to detect the acknowledge of the audio processor, the
μ
P can use a simpler transmission: simply
it waits one clock without checking the slave acknowledging, and sends the new data.
This approach of course is less protected from misworking.
Figure 11. Data Validity on the I
2
CBUS
Figure 12. Timing Diagram of I
2
CBUS
Figure 13. Acknowledge on the I
2
CBUS
SDA
SCL
DATA LINE
STABLE, DATA
VALID
CHANGE
DATA
ALLOWED
D99AU1031
SCL
SDA
START
I
2
CBUS
STOP
D99AU1032
SCL
1
MSB
2
3
7
8
9
SDA
START
ACKNOWLEDGMENT
FROM RECEIVER
D99AU1033
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA7442 | TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR |
| TDA7442D | TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR |
| TDA7442D013TR | TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR |
| TDA7443D | TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR WITH AGC |
| TDA7448 | 6 CHANNEL VOLUME CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA7440D013TR | 功能描述:IC PROCESSOR AUDIO DGTL 28-SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| TDA7442 | 功能描述:多媒體雜項(xiàng) Tone Control Suround Digtal Cntrold Audio RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube |
| TDA7442D | 功能描述:多媒體雜項(xiàng) Tone Control Suround Digtal Cntrold Audio RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube |
| TDA7442D013TR | 功能描述:多媒體雜項(xiàng) Tone Control Suround Digtal Cntrold Audio RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube |
| TDA7443D | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR WITH AGC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。