參數(shù)資料
型號: TDA7346D
廠商: 意法半導(dǎo)體
英文描述: DIGITAL CONTROLLED SURROUND SOUND MATRIX
中文描述: 數(shù)控矩陣環(huán)繞聲
文件頁數(shù): 6/14頁
文件大?。?/td> 122K
代理商: TDA7346D
I
2
C BUSINTERFACE
Data transmission from microprocessor to the
TDA7346 and viceversa takes place through the
2 wires I
2
C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supply voltage must be connected).
Data Validity
As shown in fig. 3, the data on the SDA line must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Start and Stop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop conditionis a LOW to HIGH tran-
sition of the SDAline while SCL is HIGH.
Byte Format
Every byte transferred on the SDA line must con-
tain 8 bits. Each byte must be followed by an ac-
knowledge bit.The MSB is transferred first.
Acknowledge
The master (
μ
P) putsa resistive HIGH levelon the
SDA line during the acknowledge clock pulse (see
fig. 5). The peripheral (audioprocessor) that ac-
knowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the
SDAlineis stableLOWduringthisclock pulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the recep-
tion of each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter can gen-
erate the STOP information in order to abort the
transfer.
Transmissionwithout Acknowledge
Avoiding to detect the acknowledge of the audio-
processor,the
μ
P can usea simpler transmission:
simply it waits one clock without checking the
slave acknowledging,and sends the new data.
This approach of course is less protected from
misworking and decreasesthe noise immunity.
Figure 3:
Data Validityon theI
2
CBUS
Figure 4:
TimingDiagram of I
2
CBUS
Figure 5:
Acknowledgeon the I
2
CBUS
TDA7346
6/14
相關(guān)PDF資料
PDF描述
TDA7348D DIGITALLY CONTROLLED AUDIO PROCESSOR
TDA7348 Digitally Controlled Audio Processor(數(shù)控音頻處理器)
TDA7350A 22W Bridge-Stereo Amplifier for Car Radio(用于汽車收音機(jī)的22W橋式立體聲放大器)
TDA7350 22W BRIDGE-STEREO AMPLIFIER FOR CAR RADIO
TDA7360HS 22W BRIDGE / STEREO AUDIO AMPLIFIER WITH CLIPPING DETECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA7348 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITALLY CONTROLLED AUDIO PROCESSOR
TDA7348_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Digitally controlled audio processor
TDA7348D 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TDA7348D013TR 功能描述:音頻 DSP Digital Audio Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TDA7350 功能描述:音頻放大器 10W Stereo Amplifier RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel