- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385914 > TCM320AC54DW (Texas Instruments, Inc.) MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER PDF資料下載
參數(shù)資料
| 型號： | TCM320AC54DW |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER |
| 中文描述： | 整體式串行接口的PCM編解碼器和過濾器 |
| 文件頁數(shù)： | 19/23頁 |
| 文件大小： | 317K |
| 代理商： | TCM320AC54DW |
TCM320AC36, TCM320AC37
VOICE-BAND AUDIO PROCESSORS (VBAP
)
SLWS003C – MAY 1992 – REVISED APRIL – 1998
19
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
output gain set design considerations (see Figure 7)
EARA and EARB are low-impedance complementary outputs. The voltages at the nodes are:
V
O+
at EARA
V
O–
at EARB
V
OD
= V
O+
– V
O–
(total differential response)
R1 and R2 are a gain-setting resistor network with the center tap connected to EARGS.
A value greater than 10 k
and less than 100 k
for R1 + R2 is recommended because of the following:
The parallel combination R1 + R2 and R
L
sets the total loading. The total capacitance at EARGS and the
parallel combination of R1 and R2 define a time constant that has to be minimized to avoid inaccuracies.
V
A
represents the maximum available digital mW output response (V
A
= 0.751 Vrms).
V
OD
= A
×
V
A
where A =
1 + (R1/R2)
4 + (R1/R2)
Digital mW Sequence
IAW CCITT G.712
VO–
VO+
RL
3
4
2
R2
R1
VO
DIN
EARB
EARGS
EARA
NOTE A: Terminal numbers shown are for the DW and N packages.
Figure 7. Gain-Setting Configuration
higher clock frequencies and sample rates
The VBAP is designed to work with sample rates up to 16 kHz where the frequency of the frame sync determines
the sampling frequency. However, there is a fundamental requirement to maintain the ratio of the master clock
frequency, f
CLK
, to the frame sync frequency, f
FSR
/f
FSX
. This ratio for the VBAP is 2.048 MHz/8 kHz, or 256
master clocks per frame sync. For example, to operate the VBAP at a sampling rate of f
FSR
and f
FSX
equal to
16 kHz, f
CLK
must be 256 times 16 kHz, or 4.096 MHz. If the VBAP is operated above an 8-kHz sample rate,
however, it is expected that the performance becomes somewhat degraded. Exact parametric specifications
for rates up to 16-kHz sample rate are not specified at this time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCM320AC54N | MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER |
| TCM809(中文) | 3-Pin Microcontroller Reset Monitors(3引腳微控制器復(fù)位監(jiān)控器) |
| TCM810(中文) | 3-Pin Microcontroller Reset Monitors(3引腳微控制器復(fù)位監(jiān)控器) |
| TCM809 | 3-Pin Microcontroller Reset Monitors(3引腳微控制器復(fù)位監(jiān)控器) |
| TCM811(中文) | 4-Pin Microcontroller Reset Monitors(4引腳微控制器復(fù)位監(jiān)控器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCM320AC54N | 制造商:TI 制造商全稱:Texas Instruments 功能描述:MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER |
| TCM320AC56 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:VOICE-BAND AUDIO PROCESSORS (VBAP?￡a) |
| TCM320AC56CDW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TCM320C | 功能描述:MODULE SOC RF TXRX W/8051 MCU RoHS:是 類別:RF/IF 和 RFID >> RF 收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:30 系列:- 頻率:4.9GHz ~ 5.9GHz 數(shù)據(jù)傳輸率 - 最大:54Mbps 調(diào)制或協(xié)議:* 應(yīng)用:* 功率 - 輸出:-3dBm 靈敏度:- 電源電壓:2.7 V ~ 3.6 V 電流 - 接收:* 電流 - 傳輸:* 數(shù)據(jù)接口:PCB，表面貼裝 存儲容量:- 天線連接器:PCB，表面貼裝 工作溫度:-25°C ~ 85°C 封裝/外殼:68-TQFN 裸露焊盤 包裝:管件 |
| TCM320U | 制造商:EnOcean GmbH 功能描述:MODULE TRANSCEIVER 3V W/PIN CONN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。