
2004 Microchip Technology Inc.
DS21420D-page 3
TC4421/TC4422
1.0
ELECTRICAL
CHARACTERISTICS
Absolute Maximum Ratings
Supply Voltage.....................................................+20V
Input Voltage....................(V
DD
+ 0.3V) to (GND – 5V)
Input Current (V
IN
> V
DD
)...................................50 mA
Package Power Dissipation (T
A
≤
70°C)
5-Pin TO-220....................................................1.6W
DFN..............................................................
Note 2
PDIP............................................................730 mW
SOIC............................................................750 mW
Package Power Dissipation (T
A
≤
25°C)
5-Pin TO-220 (With Heatsink) ........................12.5W
Thermal Impedances (To Case)
5-Pin TO-220 R
θ
J-C
......................................10°C/W
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. These
are stress ratings only and functional operation of the device
at these or any other conditions above those indicated in the
operation sections of the specifications is not implied.
Exposure to Absolute Maximum Rating conditions for
extended periods may affect device reliability.
DC CHARACTERISTICS
Electrical Specifications:
Unless otherwise noted, T
A
= +25°C with 4.5V
≤
V
DD
≤
18V.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Input
Logic ‘
1
’, High Input Voltage
Logic ‘
0
’, Low Input Voltage
Input Current
Output
High Output Voltage
Low Output Voltage
Output Resistance, High
Output Resistance, Low
Peak Output Current
Continuous Output Current
V
IH
V
IL
I
IN
2.4
—
–10
1.8
1.3
—
—
0.8
+10
V
V
μA
0V
≤
V
IN
≤
V
DD
V
OH
V
OL
R
OH
R
OL
I
PK
I
DC
V
DD
– 0.025
—
—
—
—
2
—
—
1.4
0.9
9.0
—
—
V
V
A
A
DC TEST
DC TEST
I
OUT
= 10 mA, V
DD
= 18V
I
OUT
= 10 mA, V
DD
= 18V
V
DD
= 18V
10V
≤
V
DD
≤
18V, T
A
= +25°C
(
TC4421/TC4422
CAT only)
(Note 3)
Duty cycle
≤
2%, t
≤
300 μsec
0.025
—
1.7
—
—
Latch-Up Protection
Withstand Reverse Current
Switching Time
(Note 1)
Rise Time
Fall Time
Delay Time
Delay Time
Power Supply
Power Supply Current
I
REV
—
>1.5
—
A
t
R
t
F
t
D1
t
D2
—
—
—
—
60
60
30
33
75
75
60
60
ns
ns
ns
ns
Figure 4-1
, C
L
= 10,000 pF
Figure 4-1
, C
L
= 10,000 pF
Figure 4-1
Figure 4-1
I
S
—
—
4.5
0.2
55
—
1.5
150
18
mA
μA
V
V
IN
= 3V
V
IN
= 0V
Operating Input Voltage
Note 1:
Switching times ensured by design.
2:
Package power dissipation is dependent on the copper pad area on the PCB.
3:
Tested during characterization, not production tested.
V
DD