
TC1142
DS21360B-page 2
2002 Microchip Technology Inc.
1.0
ELECTRICAL
CHARACTERISTICS
Absolute Maximum Ratings*
Supply Voltage (V
IN
) with C
OUT
Connected ..........6.5V
CCLK Voltage................................-0.3V to (V
+
+ 0.3V)
Power Dissipation.............................................320mW
Operating Temperature Range
8-Pin MSOP .................................-40
°
C to +85
°
C
Storage Temperature Range..............-65
°
C to +160
°
C
*Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device. These
are stress ratings only and functional operation of the device
at these or any other conditions above those indicated in the
operation sections of the specifications is not implied.
Exposure to Absolute Maximum Rating conditions for
extended periods may affect device reliability.
TC1142 ELECTRICAL SPECIFICATIONS
Electrical Characteristics:
R
L
=
∞
, V
IN
= 3.2V, Mode = -2x, C1 = C2 = 0.47
μ
F (Note 1), CCLK = V
IH
, C
OUT
= 4.7
μ
F, for V
R
= 3V,
V
IN
= 3.5V, T
A
= T
MIN
to T
MAX
, unless otherwise noted.
Symbol
Parameter
Min
Typ
Max
Units
Test Conditions
V
IN
V
OUT
V
P-P
I
SUPPLY
I
SUPPLY1
R
OUTCL
R
OUT
f
OSC
f
CCLK
P
EFF
V
IH
V
IL
Note
Supply Voltage
Output Voltage
Output Ripple
Supply Current
2.5
—
-V
R
100
200
0.1
2
30
200
—
76
—
—
5.5
V
V
-(V
R
+ 0.2)
—
—
—
—
—
150
3
70
2.2
—
-(V
R
–
0.2)
—
400
1
6
—
275
500
—
—
1.0
I
L
= 0mA (Note 2)
I
L
= 10mA
mV
μ
A
μ
A
kHz
kHz
%
V
V
CCLK = 0V
Closed-Loop Output Resistance
Open-Loop Output Resistance
Internal Oscillator Frequency
External Clock Frequency, Typical
Power Efficiency
CCLK Input High Threshold
CCLK Input Low Threshold
(Note 3)
(Note 4)
I
L
= 10mA, V
R
= 5V; (See Equation 3-5)
1:
2:
3:
4:
Assume C1 and C2 have an ESR of 1
.
V
is the voltage output specified in the ordering option.
Measured in -1x Mode. For V
= 3V, V
= 2.5V.
CCLK is driven with an external clock. Minimum frequency = 1/2t
0
at 50% duty cycle, where t
0
is the counter timeout period.