- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361366 > TC1072-2.5VCH (TelCom Semiconductor, Inc.) 50mA CMOS LDO WITH SHUTDOWN, ERROR OUTPUT AND VREF BYPASS PDF資料下載
參數(shù)資料
| 型號(hào)： | TC1072-2.5VCH |
| 廠商： | TelCom Semiconductor, Inc. |
| 英文描述： | 50mA CMOS LDO WITH SHUTDOWN, ERROR OUTPUT AND VREF BYPASS |
| 中文描述： | 50mA的CMOS LDO穩(wěn)壓器具有關(guān)斷，錯(cuò)誤輸出和Vref旁路 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 126K |
| 代理商： | TC1072-2.5VCH |
TC1072
5
PRELIMINARY INFORMATION
TC1072-01
6/16/97
50mA CMOS LDO WITH SHUTDOWN,
ERROR OUTPUT AND V
REF
BYPASS
The following equation is used to calculate worst case
actualpower dissipation:
P
D
≈
(V
INMAX
– V
OUTMIN
)I
LOADMAX
Where:
P
D
= Worst case actual power dissipation
V
INMAX
= Maximum voltage on V
IN
V
OUTMIN
= Minimum regulator output voltage
I
LOADMAX
= Maximum output (load) current
Equation 1.
The maximum allowable power dissipation (Equation 2)
is a function of the maximum ambient temperature (T
AMAX
),
the maximum allowable die temperature (125
°
C) and the
thermal resistance from junction-to-air (
θ
JA
). SOT-23A-6
packag has a
θ
JA
of approximately 220
°
C/Wattwhen
mounted on a single layer FR4 dielectric copper clad PC
board.
P
D MAX
= (T
JMAX
– T
AMAX)
θ
JA
Where all terms are previously defined.
Equation 2.
Equation 1 can be used in conjunction with Equation 2
to ensure regulator thermal operation is within limits. For
example:
Given:
V
INMAX
= 3.0V
±
10%
V
OUTMIN
= 2.7V
±
0.5V
I
LOAD
= 40mA
T
AMAX
= 55
°
C
Find:
1. Actual power dissipation
2. Maximum allowable dissipation
Actual power dissipation:
P
D
≈
(V
INMAX
– V
OUTMIN
)I
LOADMAX
= [(3.0 x 1.05) – (2.7 x .995)]40 x 10
–3
= 18.5mW
Maximum allowable power dissipation:
P
DMAX
= (T
JMAX
– T
AMAX
)
θ
JA
= (125 – 55)
220
= 318mW
In this example, the TC1072 dissipates a maximum of
only 60mW; far below the allowable limit of 318mW. In a
similar manner, Equation 1 and Equation 2 can be used to
calculate maximum current and/or input voltage limits.
Layout Considerations
The primary path of heat conduction out of the package
is via the package leads. Therefore, layouts having a
ground plane, wide traces at the pads, and wide power
supply bus lines combine to lower
θ
JA
and therefore in-
crease the maximum allowable power dissipation limit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC1173-2.5VUA | 300mA CMOS LDO with Shutdown, ERROR Output and Bypass |
| TC1173 | 300mA CMOS LDO with Shutdown ERROR output and Bypass |
| TC1173VOA | 300mA CMOS LDO with Shutdown ERROR output and Bypass |
| TC1173VUA | 300mA CMOS LDO with Shutdown ERROR output and Bypass |
| TC1173 | 300mA CMOS LDO with Shutdown, ERROR Output and Bypass |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC1072-27VCH | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:50mA and 100mA CMOS LDOs with Shutdown, ERROR Output and VREF Bypass |
| TC1072-285VCH | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:50mA and 100mA CMOS LDOs with Shutdown, ERROR Output and VREF Bypass |
| TC1072-28VCH | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:50mA and 100mA CMOS LDOs with Shutdown, ERROR Output and VREF Bypass |
| TC1072-3.0VCH | 制造商:Microchip Technology Inc 功能描述:V REG LDO +3.0V SMD 1072 SOT236 |
| TC1072-3.0VCH | 制造商:TELCOM SEMICONDUCTOR 功能描述:V REG LDO +3.0V SMD 1072 SOT236 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。