參數(shù)資料
型號(hào): TAS3103IDBT
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PDSO38
封裝: GREEN, PLASTIC, TSSOP-38
文件頁(yè)數(shù): 85/148頁(yè)
文件大?。?/td> 1247K
代理商: TAS3103IDBT
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
210
U1
ORIN
TAS3103
SDOUT1
U2
ORIN
TAS3103
SDOUT1
(AB = ’1’)
(AB = ’0’)
LR
UU2
LRCLK
SDOUT1U1
32
LR
U
LRCLK
U2
V
W
X
32
U1
U
V
W
0
X
32
UU1
VU2
WU2
XU2
VU1
WU1
XU1
Figure 210. 8 CH TDM Format Using SAP Modes 0101 and 1000
U1
ORIN
TAS3103
SDOUT1
U2
ORIN
TAS3103
SDOUT1
(AB = 0)
(AB = 1)
LR
UU1
LRCLK
SDOUT1U1
32
LR
U
LRCLK
U1
V
W
0
32
U2
U
0
W
Y
0
32
UU2
VU1
WU1
YU2
WU2
Figure 211. 6 CH Data, 8 CH Transfer TDM Format Using SAP Modes 0101 and 1000
For these same two modes, if register X in chip AB = 0 is set to zero, and registers V and X in chip AB = 1 are set
to zero, the resulting format is a 6 CH data, 8 CH transfer format. This option is shown in Figure 211.
The data output format in Figure 211 is identical to that realized using data output formats 1100 and 1110 in
Figure 27. The difference is that SAP modes 1010 and 1000 provide six independent monaural channels to process
the data, whereas SAP modes 1100 and 1110 provide only three independent monaural channels to process the data.
2.1.2
Processing Flow—SAP Input to SAP Output
All SAP data format options other than I2S result in a two-sample delay from input to output, as illustrated in
Figure 212. Figure 212 is also relevant if I2S formatting is used for both the input SAP and the output SAP (the
polarity of LRCLK in Figure 212 has to be inverted in this case). However, if I2S format conversions are performed
between input and output, the delay becomes either 1.5 samples or 2.5 samples, depending on the processing clock
frequency selected for the digital audio processor (DAP) relative to the sample rate of the incoming data. The input
to output delay for an I2S input format and a non-I2S output format is illustrated in Figure 213(a), and Figure 213(b)
illustrates the delay for a non-I2S input format and an I2S output format. In each case, two distinct input to output delay
times are shown: a 1.5 sample delay time if the processing time in the DAP is less than half the sample period, and
a 2.5 sample delay time if the processing time in the DAP is greater than half the sample period.
The departure from the two-sample input to output processing delay when I2S format conversions are performed is
due to the use of a common LRCLK. The I2S format uses the falling edge of LRCLK to begin a sample period, whereas
all other formats use the rising edge of LRCLK to begin a sample period. This means that the input SAP and digital
audio processor (DAP) operate on sample windows that are 180
° out of phase with respect to the sample window
used by the output SAP. This phase difference results in the output SAP outputting a new data sample at the midpoint
of the sample period used by the DAP to process the data. If the processing cycle completes all processing tasks
before the midpoint of the processing sample period, the output SAP outputs this processed data. However, if the
processing time extends past the midpoint of the processing sample period, the output SAP outputs the data
processed during the previous processing sample period. In the former case, the delay from input to output is 1.5
samples. In the latter case, the delay from input to output is 2.5 samples.
相關(guān)PDF資料
PDF描述
TAS3103DBTRG4 SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103DBTR SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103IDBTRG4 SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103IDBTR SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103IDCP SPECIALTY CONSUMER CIRCUIT, PDSO38
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS3103IDBTR 功能描述:音頻 DSP Digital Audio Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3103IDBTRG4 功能描述:音頻 DSP Digital Audio Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3108 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:AUDIO DIGITAL SIGNAL PROCESSORS
TAS3108DCP 功能描述:音頻 DSP 8-Channel Audio DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3108DCPG4 功能描述:音頻 DSP 8-Channel Audio DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube