- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98158 > TAS3001CPWG4 (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | TAS3001CPWG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻控制 |
| 英文描述： | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁數(shù)： | 9/55頁 |
| 文件大小： | 432K |
| 代理商： | TAS3001CPWG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
24
2.1.3
Right-Justified Serial Format
The following are characteristics of this protocol:
LRCLK is the left/right clock. The left channel is transmitted when LRCLK is high. The right channel is
transmitted when LRCLK is low.
The SDIN data (recorded data) is justified to the trailing edge of the LRCLK.
Serial data is sampled on the rising edge of SCLK.
Serial data is transmitted on the falling edge of SCLK.
In this mode, LRCLK does not have to be a 50% duty-cycle clock. The number of bits used in the interface
sets the minimum duty cycle. There must be enough SCLK pulses to shift all of the data.
MSB
X
SDIN1
SCLK
MSB
X
LSB
MSB
X
MSB
X
LSB
Left Channel
Right Channel
SDOUT
LRCLK = fs
Figure 24. Right-Justified Serial Format
2.2
LRCLKOUT and SCLKOUT
The digital audio processor and on-chip logic are sequenced using an internal system clock that is derived from MCLK
(master clock). Also derived from MCLK are the LRCLKOUT and SCLKOUT signals that provide clocks to the
TAS3001 and other devices in the system.
The TAS3001 allows multiple system clocking schemes. In Figure 25, the TAS3001 provides system clocks (LRCLK
and SCLK) to other parts of the system. In Figure 26, a system master other than the TAS3001, provides system
clocks (LRCLK and SCLK) to the TAS3001.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS3001CPW | 2 CHANNEL(S), TONE CONTROL CIRCUIT, PDSO28 |
| TAS3002 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS3004PFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS3001CPWR | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| TAS3001CPWRG4 | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| TAS3001EVM | 制造商:Texas Instruments 功能描述:TAS3001 EVALUATION BOARD - Bulk |
| TAS3001IN WAF | 制造商:Texas Instruments 功能描述: |
| TAS3002 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Audio Processor With Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復。