![](http://datasheet.mmic.net.cn/300000/TA1370FG_datasheet_16218693/TA1370FG_14.png)
TA1370FG
2003-02-19
14
HD1-INV (HD1 output polarity switch)
Switches HD1 output (pin 16) polarity. When set to 0, positive HD input is output as negative HD. When
set to 0, output from the sync circuit is output as negative HD.
*
(0): Normal
(1): Inverse
HD2-INV (HD2 output polarity switch)
Switches HD1 output (pin 19) polarity. When set to 0, positive HD input is output as negative HD. When
set to 0, output from the sync circuit is output as negative HD.
*
(0): Normal
(1): Inverse
V-FREQUENCY (Vertical frequency switch (pull-in range))
Sets vertical frequency pull-in range, VD-STOP, or free-running frequency.
Free-running frequency is controlled by H-FREQUENCY.
Pull-in Range
Format/H (V) Frequency
*
(000)
48~849 H
750P/60 Hz (45 kHz)
(001)
48~725 H
625P/50 Hz (31.25 kHz)
(010)
FREE-RUN
Free-running frequency is controlled by H-FREQUENCY.
(00): 562 H (01): 525 H (10): 562 H (11): 750 H
(011)
48~637 H
1125I/60 Hz (33.75 kHz), 1125I/50Hz (28.125 kHz)
(100)
48~613 H
525P/60 Hz (31.5 kHz)
(101)
48~363 H
PAL/SECAM double scan/100 Hz (31.5 kHz)
(110)
48~307 H
NTSC double scan /120 Hz (31.5 kHz)
(111)
VD STOP
VD output is HIGH
CLP PHS (Clamp pulse phase switch)
Switches clamp pulse phase.
If no signal input, 0.9
μ
s pulse is output from the H-C/D circuit.
*(0): 1
μ
s (3.4%) delay following HD stop phase, 0.8
μ
s (2.7%) pulse
(1): 0.5
μ
s (1.7%) delay following HD stop phase, 0.8
μ
s (2.7%) pulse
FREQ DET SW (Horizontal/vertical frequency counter switch)
Switches input signal used for horizontal/vertical frequency counter. This switch is controlled
independently from INPUT SW. The detection result is output as read BUS data.
*(00): SYNC1 input (01): SYNC2 input (10)/(11): HD3/VD3 inputs
INPUT SW (Input signal switch for synchronization)
Switches input signal used for synchronization.
*
(00): SYNC1 input (01): SYNC2 input (10)/(11): HD3/VD3 inputs
HD PHASE (HD phase adjustment)
Adjusts phase of HD output from the sync circuit. The phase of the adjustment center value is the same
as that of input H-SYNC or input HD. (Note) Synchronized VD width will change, when HD PHASE will
be changed.
(000000) :
5% (H periodically)
*(100000) :
0%
(111111) :
5%
VD1-INV (VD1 output polarity switch)
Switches VD1 output (pin 28) polarity. When set to 0, negative VD input is output as negative VD. When
set to 0, output from the sync circuit is output as negative VD.
*
(0): Normal
(1): Inverse
VD2-INV (VD2 output polarity switch)
Switches VD2 output (pin 29) polarity. When set to 0, negative VD input is output as negative VD. When
set to 0, output from the sync circuit is output as negative VD.
*
(0): Normal
(1): Inverse