參數(shù)資料
型號： T7237A
英文描述： Compliance with the New ETSI PSD Requirement
中文描述： 符合新的ETSI PSD的要求
文件頁數(shù)： 30/116頁
文件大?。?/td> 1056K
代理商： T7237A
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
26
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
Registers
(continued)
Table 8. Data Flow Control—D Channels and TDM Bus (Address 04h)
Bits 2—7 are enabled only if TDMEN = 0 (register GR2, bit 5). The TDMCLK and FS outputs are activated if any
one of bits 2—7 is enabled. The TDMDO output is activated during time slots enabled by programming bits 2—7.
Reg
DFR1
Default State on RESET
R/W
R/W
Bit 7
TDMDU
1
Bit 6
TDMB2U
1
Bit 5
TDMB1U
1
Bit 4
TDMDS
1
Bit 3
TDMB2S TDMB1S
1
Bit 2
Bit 1
SXD
1
Bit 0
UXD
1
1
Register Bit
DFR1
Symbol
UXD
Name/Description
0
U-Interface Transmit Path Source for D Channel.
Refer to point #1 in Figure 16.
0—TDM bus.
1—S/T-interface receive (default).
S/T-Interface Transmit Path Source for D Channel.
Refer to point #2 in Figure 16.
0—TDM bus.
1—U-interface receive (default).
TDMB1S
TDM Bus Transmit Control for B1 Channel from S/T-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for B1 channel derived
from S/T-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
TDMB2S
TDM Bus Transmit Control for B2 Channel from S/T-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for B2 channel derived
from S/T-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
TDMDS
TDM Bus Transmit Control for D Channel from S/T-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for D channel derived from
S/T-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
TDMB1U
TDM Bus Transmit Control for B1 Channel from U-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for B1 channel derived
from U-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
TDMB2U
TDM Bus Transmit Control for B2 Channel from U-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for B2 channel derived
from U-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
TDMDU
TDM Bus Transmit Control for D Channel from U-Interface.
Refer to point #3 in
Figure 16. Controls transmit time slot allocated on TDM bus for D channel derived from
U-interface receiver.
0—Time slot enabled.
1—Time slot disabled (high impedance) (default).
DFR1
1
SXD
DFR1
2
DFR1
3
DFR1
4
DFR1
5
DFR1
6
DFR1
7
相關PDF資料
PDF描述
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
T7295-1 E3 Integrated Line Receiver(E3 集成線接收器)
T7295-6 DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器)
相關代理商/技術參數(shù)
參數(shù)描述
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動開關 ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明:
T7-241B1 制造商:OTTO 功能描述:Toggle Switches ON NONE ON 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None ON DPDT Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads
T7-241B5 功能描述:撥動開關 ON NONE ON 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風格: 端子密封: 觸點電鍍: 照明:
T7-241C5 制造商:OTTO 功能描述:Toggle Switches (ON) NONE OFF 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) None OFF DPST Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*