- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385889 > SY55852U (Micrel Semiconductor,Inc.) D FLIP-FLOP(用于同步數(shù)據(jù)的D觸發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | SY55852U |
| 廠商： | Micrel Semiconductor,Inc. |
| 英文描述： | D FLIP-FLOP(用于同步數(shù)據(jù)的D觸發(fā)器) |
| 中文描述： | D觸發(fā)器（用于同步數(shù)據(jù)的?觸發(fā)器） |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 55K |
| 代理商： | SY55852U |
2
SuperLite
SY55852U
Micrel
PIN DESCRIPTIONS
D, /D
–
CML/PECL/LVPECL Input (Differential)
This is the single bit of data that gets clocked in and
remembered.
CLK, /CLK
–
CML/PECL/LVPECL Input (Differential)
The rising edge of this signal is the clock signal that
determines when the Boolean value at the data input
gets stored.
R, /R
–
CML/PECL/LVPECL Input (Differential)
This is an asynchronous active high level reset, that
forces the flip-flop into a known state, namely zero.
Q, /Q
–
CML Output (Differential)
This is the output of the flip-flop.
FUNCTIONAL DESCRIPTION
V
CC
NC
X
/X
Figure 1. Hard Wiring a Logic
“
1
”
(1)
NC
V
CC
> 3.0V
NC
X
/X
NC
V
CC
≤
3.0V
X
/X
V
CC
Figure 2. Hard Wiring a Logic
“
0
”
(1)
Establishing Static Logic Inputs
The true pin of an input pair is internally biased to ground
through a 75k
resistor. The complement pin of an input
pair is internally biased halfway between V
CC
and ground
by a voltage divider consisting of two 75k
resistors. To
keep an input at static logic zero at V
CC
> 3.0V, leave both
inputs unconnected. For V
CC
≤
3.0V, connect the
complement inputs to V
CC
and leave the true inputs
unconnected. To make an input static logic one, connect
the true input to V
CC
, leave the complement input
unconnected. These are the only safe ways to cause inputs
to be at a static value. In particular, no input pin should be
directly connected to ground. All NC (no connect) pins
should be unconnected.
NOTE:
1. X is either D, CLK, R input. /X is either /D, /CLK, /R input.
D
CLK
R
Q
/Q
X
X
1
0
1
X
0
0
Q
N-1
Q
N-1
/Q
N-1
/Q
N-1
X
1
0
0
0
0
1
1
0
1
0
TRUTH TABLE
相關PDF資料 |
PDF描述 |
|---|---|
| SY55854UYY | 2 X 2 PROTECTION CROSSPOINT SWITCH |
| SY55854UYYTR | 2 X 2 PROTECTION CROSSPOINT SWITCH |
| SY55857LKG | 3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR |
| SY55857LKGTR | 3.3V, 2.5Gbps ANY INPUT-to-LVPECL DUAL TRANSLATOR |
| SY55858UHG | 2.5V/3.3V 3.0GHZ DUAL 2 x 2 CML CROSSPOINT SWITCH W/INTERNAL TERMINATION |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SY55852U_07 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:D FLIP-FLOP |
| SY55852UKC | 功能描述:IC FLIP FLOP D 2.5GHZ 10-MSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 觸發(fā)器 系列:SY55 標準包裝:25 系列:74LS 功能:設置（預設）和復位 類型:JK 型 輸出類型:差分 元件數(shù):2 每個元件的位元數(shù):1 頻率 - 時鐘:25MHz 延遲時間 - 傳輸:20ns 觸發(fā)器類型:負邊沿 輸出電流高，低:400µA, 8mA 電源電壓:4.75 V ~ 5.25 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 包裝:管件 其它名稱:74LS11274LS112AN74LS112NDM74LS112N |
| SY55852UKCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:D FLIP-FLOP |
| SY55852UKG | 功能描述:觸發(fā)器 2.5Gbps D-Flip Flop (I Temp, Green) RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| SY55852UKG TR | 功能描述:觸發(fā)器 2.5Gbps D-Flip Flop (I Temp, Green) RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。