參數(shù)資料
型號(hào): SY54017ARMGTR
廠商: MICREL INC
元件分類: 編、解碼器及復(fù)用、解復(fù)用
英文描述: 54017 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16
封裝: 3 X 3 MM, LEAD FREE, MLF-16
文件頁(yè)數(shù): 11/14頁(yè)
文件大?。?/td> 541K
代理商: SY54017ARMGTR
Micrel, Inc.
SY54017AR
May 2008
6
M9999-053008-B
hbwhelp@micrel.com or (408) 955-1690
AC Electrical Characteristics
VCCO = 1.14V to 1.26V RL = 50 to VCCO, VCCO = 1.7V to 1.9V, RL = 50 to VCCO or 100 across the outputs,
VCC = 2.375V to 2.625V. TA = –40°C to +85°C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
NRZ Data
3.2
Gbps
fMAX
Maximum Frequency
VOUT > 200mV
Clock
3.2
GHz
Figure 1a
150
225
310
ps
tPD
Propagation Delay
IN-to-Q
SEL-to-Q
Figure 1a
90
200
350
ps
Input-to-Input Skew
Note 6
5
20
ps
tSkew
Part-to-Part Skew
Note 7
75
ps
Data
Random Jitter
Note 8
1
psRMS
Deterministic Jitter
Note 9
10
psPP
Clock
Cycle-to-Cycle Jitter
Note 10
1
psRMS
Total Jitter
Note 11
10
psPP
tJitter
Crosstalk Induced Jitter
(Adjacent Channel)
Note 12
0.7
psPP
tR tF
Output Rise/Fall Times
(20% to 80%)
At full output swing.
30
60
95
ps
Duty Cycle
Differential I/O
47
53
%
Notes:
6.
Input-to-Input skew is the difference in time between both inputs and the output for the same temperature, voltage and transition.
7.
Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the
respective inputs.
8.
Random jitter is measured with a K28.7 pattern, measured at ≤ fMAX.
9.
Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2
23–1 PRBS pattern.
10. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. tJITTER_CC = Tn –Tn+1,
where T is the time between rising edges of the output signal.
11. Total jitter definition: with an ideal clock input frequency of ≤ fMAX (device), no more than one output edge in 10
12 output edges will deviate by
more than the specified peak-to-peak jitter value.
12. Crosstalk induced jitter is defined as the added jitter that results from signals applied to the adjacent channel. It is measured at the output while
applying a similar, differential clock frequencies that are asynchronous with respect to each other at the adjacent input.
相關(guān)PDF資料
PDF描述
SY54020ARMGTR LOW SKEW CLOCK DRIVER, QCC16
SY54020RMG LOW SKEW CLOCK DRIVER, QCC16
SY54020RMGTR LOW SKEW CLOCK DRIVER, QCC16
SY56011RMGTR LOW SKEW CLOCK DRIVER, QCC16
SY56017RMG LOW SKEW CLOCK DRIVER, QCC16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SY54017R 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Low Voltage 1.2V/1.8V CML 2:1 MUX with Fail Safe Inputs, 3.2Gbps, 2.5GHz
SY54017RMG 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 1.2/1.8V Low Voltage CML 2:1 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
SY54017RMG TR 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 1.2/1.8V Low Voltage CML 2:1 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
SY54020AR 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN 3.2Gbps, 3.2GHz
SY54020AR_09 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN 3.2Gbps, 3.2GHz