IDT / ICS 3.3V, 2.5V LVPECL TRANSLATOR
參數(shù)資料
型號: SY10EP01VZC
廠商: Micrel Inc
文件頁數(shù): 5/6頁
文件大?。?/td> 0K
描述: IC GATE OR/NOR 3.3V/5V 4IN 8SOIC
標準包裝: 95
系列: 10EP
邏輯類型: 或非門/或門
電路數(shù): 1
輸入數(shù): 4
施密特觸發(fā)器輸入:
輸出類型: 差分
電源電壓: 3 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 8-SOIC
包裝: 管件
IDT / ICS 3.3V, 2.5V LVPECL TRANSLATOR
5
ICS8532AMI REV A NOVEMBER 13, 2006
ICS85320I
LVCMOS/LVTTL-TO-DIFFERENTIAL 3.3V, 2.5V LVPECL TRANSLATOR
ADDITIVE PHASE JITTER
Input/Output Additive Phase Jitter
@ 156.25MHz (12KHz to 20MHz)
= 0.05ps typical
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The device
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a
dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
meets the noise floor of what is shown, but can actually be lower.
The phase noise is dependant on the input source and
measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dB
c
/H
Z
相關PDF資料
PDF描述
TXR54AB00-2808AI ADPTR TINEL LOCK STR SHELL 28
SY10EP01VKI TR IC GATE OR/NOR 3.3V/5V 4IN 8MSOP
SY10EP01VKI IC GATE OR/NOR 3.3V/5V 4IN 8MSOP
TXR76AB00-1005AI ADPTR TINEL LOCK STR SHELL 10
TXR40AB00-1605AI ADPTR TINEL LOCK STR SHELL 17, E
相關代理商/技術參數(shù)
參數(shù)描述
SY10EP01VZC TR 功能描述:IC GATE OR/NOR 3.3V/5V 4IN 8SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:10EP 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)
SY10EP01VZG 功能描述:邏輯門 3.3V/5V 4-input OR/NOR (I Temp, Green) RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SY10EP01VZG TR 功能描述:邏輯門 3.3V/5V 4-input OR/NOR (I Temp, Green) RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
SY10EP01VZI 功能描述:IC GATE OR/NOR 3.3V/5V 4IN 8SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:10EP 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)
SY10EP01VZI TR 功能描述:IC GATE OR/NOR 3.3V/5V 4IN 8SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 柵極和逆變器 - 多功能,可配置 系列:10EP 產(chǎn)品變化通告:Product Obsolescence 05/Oct/2010 標準包裝:100 系列:- 邏輯類型:可配置多功能 電路數(shù):2 輸入數(shù):2 施密特觸發(fā)器輸入:無 輸出類型:差分 輸出電流高,低:- 電源電壓:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-LBGA,F(xiàn)CBGA 供應商設備封裝:16-FCBGA(4x4) 包裝:帶卷 (TR)