- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383856 > SY10E111JCTR (MICREL INC) 1:9 DIFFERENTIAL CLOCK DRIVER WITH ENABLE PDF資料下載
參數(shù)資料
| 型號(hào)： | SY10E111JCTR |
| 廠商： | MICREL INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 1:9 DIFFERENTIAL CLOCK DRIVER WITH ENABLE |
| 中文描述： | 10E SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 91K |
| 代理商： | SY10E111JCTR |
DESCRIPTION
FEATURES
Rev.: D
Rev. Date:
Amendment: /0
October, 1998
ClockWorks
SY10E111AE/LE
SY100E111AE/LE
5V/3.3V 1:9 DIFFERENTIAL
CLOCK DRIVER (w/ENABLE)
I
5V and 3.3V power supply options
I
200ps part-to-part skew
I
50ps output-to-output skew
I
Differential design
I
V
BB
output
I
Enable Input
I
Voltage and temperature compensated outputs
I
75K
input pulldown resistors
I
Fully compatible with Motorola MC10/100E111
I
Available in 28-pin PLCC package
The SY10/100E111AE/LE are low skew 1-to-9 differential
drivers designed for clock distribution in mind. The SY10/
100E111AE/LE's function and performance are similar to
the popular SY10/100E111, with the improvement of lower
jitter and the added feature of low voltage operation. It
accepts one signal input, which can be either differential or
single-ended if the V
BB
output is used. The signal is fanned
out to 9 identical differential outputs. An enable input is
also provided such that a logic HIGH disables the device by
forcing all Q outputs LOW and all Q outputs HIGH.
The E111AE/LE is specifically designed, modeled and
produced with low skew as the key goal. Optimal design
and layout serve to minimize gate to gate skew within a
device, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from
lot to lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met it is
necessary that both sides of the differential output are
terminated into 50
, even if only one side is being used. In
most applications, all nine differential pairs will be used
and therefore terminated. In the case where fewer that
nine pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being
used on that side, in order to maintain minimum skew.
Failure to do this will result in small degradations of
propagation delay (on the order of 10-20ps) of the output(s)
being used which, while not being catastrophic to most
designs, will mean a loss of skew margin.
The E111AE/LE, as with most other ECL devices, can
be operated from a positive V
CC
supply in PECL mode.
This allows the E111AE/LE to be used for high performance
clock distribution in +5V/+3.3V systems. Designers can
take advantage of the E111AE/LE's performance to
distribute low skew clocks across the backplane or the
board. In a PECL environment, series or Thevenin line
terminations are typically used as they require no additional
power supplies. For systems incorporating GTL, parallel
termination offers the lowest power by taking advantage of
the 1.2V supply as terminating voltage.
BLOCK DIAGRAM
IN
V
BB
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
Q
4
Q
5
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
Q
8
IN
EN
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY10E111 | 1:9 DIFFERENTIAL CLOCK DRIVER WITH ENABLE |
| SY10E111AE | 5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER (w/ENABLE) |
| SY10E111AJC | 5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER w/o ENABLE |
| SY10E111AJI | 5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER w/o ENABLE |
| SY10E111LE | 5V/3.3V 1:9 Differential Clock Driver with Enable(5V/3.3V 帶使能端9選1差分時(shí)鐘驅(qū)動(dòng)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY10E111JI | 功能描述:IC CLK FANOUT BUFFER 1:9 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:100E, ECLinPS™ 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
| SY10E111JI TR | 功能描述:IC CLK FANOUT BUFFER 1:9 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:100E, ECLinPS™ 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
| SY10E111JY | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 Recommend SY10E111AJY for New Designs (I Temp, Lead Free) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| SY10E111JY TR | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 Recommend SY10E111AJY TR for New Designs (I Temp, Lead Free) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| SY10E111LEJC | 功能描述:IC CLK FANOUT BUFFER 1:9 28-PLCC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:100E, Precision Edge® 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。