- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8749 > SY100E160JZ TR (Micrel Inc)IC PARITY GEN/CHKER 12BIT 28PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100E160JZ TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PARITY GEN/CHKER 12BIT 28PLCC |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | 100E |
| 邏輯類型： | 奇偶校驗(yàn)發(fā)生器/校驗(yàn)器 |
| 電路數(shù)： | 12 位 |
| 電源電壓： | 4.2 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC |
| 其它名稱： | SY100E160JZTR SY100E160JZTR-ND |
1
SY10E160
SY100E160
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
s Provides odd-HIGH parity of 12 inputs
s Extended 100E VEE range of –4.2V to –5.5V
s Output register with Shift/Hold capability
s 900ps max. D to Q, /Q output
s Enable control
s Asynchronous Register Reset
s Differential outputs
s Fully compatible with industry standard 10KH,
100K ECL levels
s Internal 75K
input pulldown resistors
s Fully compatible with Motorola MC10E/100E160
s Available in 28-pin PLCC package
FEATURES
12-BIT PARITY
GENERATOR/CHECKER
The SY10/100E160 are high-speed, 12-bit parity
generator/checkers with differential outputs, for use in
new, high-performance ECL systems. The output Q takes
on a logic HIGH value only when an odd number of inputs
are at a logic HIGH. A logic HIGH on the enable input (EN)
forces the output Q to a logic LOW.
An additional feature of the E160 is the output register.
Two multiplexers and their associated signals control the
register input by providing the option of holding present
data, loading the new parity data or shifting external data
in. To hold the present data, the Hold signal (HOLD) must
be at a logic LOW level. If the HOLD signal is at a logic
HIGH, the data present at the Q output is passed through
the first multiplexer. Taking the Shift signal (SHIFT) to a
logic HIGH will shift the data at the S-IN pin into the output
register. If the SHIFT signal is at a logic LOW, the output
of the first multiplexer is then passed through to the register.
The register itself is clocked on the rising edge of CLK1
or CLK2 (or both). The presence of a logic HIGH on the
reset pin (R) forces the register output Y to a logic LOW.
DESCRIPTION
SY10E160
SY100E160
Rev.: F
Amendment: /0
Issue Date:
March 2006
BLOCK DIAGRAM
Q
MUX
SEL
Y
0
1
MUX
SEL
0
1
R
D
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
CLK1
CLK2
S-IN
SHIFT
R
EN
HOLD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100E160JZ | IC PARITY GEN/CHKER 12BIT 28PLCC |
| VE-JNT-MZ-F1 | CONVERTER MOD DC/DC 6.5V 25W |
| SY10E193JC | IC PARITY GENERATOR 8BIT 28PLCC |
| SY10E160JC TR | IC PARITY GEN/CHKER 12BIT 28PLCC |
| VE-JNM-MZ-F3 | CONVERTER MOD DC/DC 10V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E163 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-BIT 8:1 MULTIPLEXER |
| SY100E163JC | 功能描述:IC MULTIPLEXER 2-BIT 8:1 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:100E 標(biāo)準(zhǔn)包裝:25 系列:74HC 類型:解碼器 電路:1 x 2:4 獨(dú)立電路:2 輸出電流高，低:5.2mA，5.2mA 電壓電源:單電源 電源電壓:2 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-DIP 包裝:管件 |
| SY100E163JC TR | 功能描述:IC MULTIPLEXER 2-BIT 8:1 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開關(guān)，多路復(fù)用器，解碼器 系列:100E 標(biāo)準(zhǔn)包裝:25 系列:74HC 類型:解碼器 電路:1 x 2:4 獨(dú)立電路:2 輸出電流高，低:5.2mA，5.2mA 電壓電源:單電源 電源電壓:2 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-DIP 包裝:管件 |
| SY100E163JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-BIT 8:1 MULTIPLEXER |
| SY100E163JZ | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2-bit 8:1 Multiplexer (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。