- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8063 > SY100E136JZ TR (Micrel Inc)IC COUNTER UP/DOWN 6BIT 28-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100E136JZ TR |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 7/9頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC COUNTER UP/DOWN 6BIT 28-PLCC |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | 100E |
| 邏輯類型： | 二進(jìn)制計(jì)數(shù)器 |
| 方向： | 上，下 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 6 |
| 復(fù)位： | 異步 |
| 計(jì)時(shí)： | 同步 |
| 計(jì)數(shù)速率： | 650MHz |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 4.2 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | SY100E136JZTR SY100E136JZTR-ND |
7
SY10E136
SY100E136
Micrel, Inc.
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
count status for the next occurrence of terminal count on
the LSC. This ripple propagation will not affect the count
frequency as it has 26-1 or 63 clock pulses to ripple through
without affecting the count operation of the chain.
The only limiting factor which could reduce the count
frequency of the chain as compared to a free running single
device will be the set-up time of the CLIN input. This limit
will consist of the CLK to CLOUT delay of the E136, plus the
CLIN set-up time, plus any path length differences between
the CLOUT output and the clock.
Programmable Divider
Using external feedback of the COUT pin, the E136 can
be configured as a programmable divider. Figure 3 illustrates
the configuration for a 6-bit count-down programmable
divider. If for some reason a count-up divider is preferred,
the COUT signal is simply fed back to S2 rather than S1.
Examination of the truth table for the E136 shows that when
both S1 and S2 are LOW, the counter will parallel load on
the next positive transition of the clock. If the S2 input is
low and the S1 input is high, the counter will be in the
count-down mode and will count towards an all zero state
upon successive clock pulses.
Knowing this and the
operation of the COUT output, it becomes a trivial matter to
build programmable dividers.
For a programmable divider, one must to load a
predesignated number into the counter and count to terminal
count. Upon terminal count, the counter should automatically
reload the divide number. With the architecture shown in
Figure 3, when the counter reaches terminal count, the
COUT output, and thus the S1 input, will go LOW.
This,
combined with the low on S2 will cause the counter to load
the inputs present on D0–D5. Upon loading the divide value
into the counter, COUT will go HIGH as the counter is no
longer at terminal count, thereby placing the counter back
into the count mode.
CLK
CIN
CLIN
ACTIVE
LOW
DQ
Figure 2. Look-Ahead-Carry Input Structure
Note from the waveforms that the look-ahead-carry output
(CLOUT) pulses low one clock pulse before the counter
reaches terminal count. Also note that both CLOUT and the
carry-out pin (COUT) of the device pulse low for only one
clock period.
The input structure for look-ahead-carry-in
(CLIN) and carry-in (CIN) is pictured in Figure 2.
The CLIN input is registered and then OR'ed with the CIN
input. From the truth table one can see that both the CIN
and the CLIN inputs must be in a LOW state for the E136 to
be enabled to count (either count up or count down). The
CLIN inputs are driven by the CLOUT output of the lower
order E136 and, therefore, are only asserted for a single
clock period. Since the CLIN input is registered, it must be
asserted one clock period prior to the CIN input.
If the counter previous to a given counter is at terminal
count, its COUT output, and thus the CIN input of the given
counter will be in the "LOW" state. This signals the given
counter that it will need to count one upon the next terminal
count of the least significant counter (LSC).
The CLOUT
output of the LSC will pulse low one clock period before it
reaches terminal count. This CLOUT signal will be clocked
into the CLIN input of the higher order counters on the
following positive clock transition. Since both CIN and CLIN
are in the LOW state, the next clock pulse will cause the
least significant counter to roll over and all higher order
counters, if signaled by the CIN inputs, to count by one.
During the clock pulse in which the higher order counter
is counting by one, the CLIN is clocking in the high signal
presented by the CLOUT of the LSC. The CINs in the higher
order counter will ripple through the chain to update the
CLK
CLOCK
COUT
Q0 – Q5
D0 – D5
S0
S1
"LO"
COUT
Figure 3. 6-bit Programmable Divider
Divide
Preset Data Inputs
Ratio
D5
D4
D3
D2
D1
D0
2L
L
H
3L
L
H
L
4L
L
H
5L
L
H
L
**
*
**
*
36
H
L
H
37
H
L
H
L
38
H
L
H
L
H
**
*
**
*
62
HH
L
H
63
HH
H
L
64
HH
H
Table 1. Preset Inputs Versus Divide Ratio
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVX245MTC | IC TRANSCVR 8BIT BI-DIR 20TSSOP |
| SY10EP33VKG | IC DIVIDER /4 3.3/5V 8-MSOP |
| 74HC4040DB,112 | IC 12STAGE BINARY RIPPLE 16SSOP |
| 74LCXH245MTCX | IC TXRX BIDIR LV BUSHOLD 20TSSOP |
| OSTTS15715A | TERM BLOCK PLUG 5.0MM 15POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100E137 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:8-BIT RIPPLE COUNTER |
| SY100E137JC | 功能描述:IC COUNTER RIPPLE 8-BIT 28-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 -計(jì)數(shù)器，除法器 系列:100E 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 標(biāo)準(zhǔn)包裝:2,500 系列:74HC 邏輯類型:二進(jìn)制計(jì)數(shù)器 方向:上 元件數(shù):1 每個(gè)元件的位元數(shù):12 復(fù)位:異步 計(jì)時(shí):- 計(jì)數(shù)速率:50MHz 觸發(fā)器類型:負(fù)邊沿 電源電壓:2 V ~ 6 V 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| SY100E137JCTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:8-BIT RIPPLE COUNTER |
| SY100E137JZ | 功能描述:計(jì)數(shù)器移位寄存器 8-bit Ripple Counter RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| SY100E137JZ TR | 功能描述:計(jì)數(shù)器移位寄存器 8-bit Ripple Counter RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。