- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381121 > STR910FAM44H6T (意法半導體) ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA PDF資料下載
參數(shù)資料
| 型號： | STR910FAM44H6T |
| 廠商： | 意法半導體 |
| 英文描述： | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| 中文描述： | ARM966E -虜⑩16/32位閃存微控制器與以太網(wǎng)，USB，加拿大，交流電機控制，4個定時器，模數(shù)轉(zhuǎn)換器，RTC和DMA的 |
| 文件頁數(shù)： | 54/99頁 |
| 文件大?。?/td> | 979K |
| 代理商： | STR910FAM44H6T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Memory mapping
STR91xFAx32 STR91xFAx42 STR91xFAx44
54/99
Default SRAM size is 32K bytes, with option to set to 64K bytes on STR91xFAx3x devices,
and to 96K bytes on STR91xFAx4x devices.
When other AHB bus masters (such as a DMA controller) write to SRAM, their access is
never buffered. Only the CPU can make use of buffered AHB writes.
6.4
Two independent Flash memories
The STR91xFA has two independent Flash memories, the larger primary Flash and the
small secondary Flash. It is possible for the CPU to erase/write to one of these Flash
memories while simultaneously reading from the other.
One or the other of these two Flash memories may reside at the “boot” address position of
0x0000.0000 at power-up or at reset as shown in
Figure 9
. The default configuration is that
the first sector of primary Flash memory is enabled and residing at the boot position, and the
secondary Flash memory is disabled. This default condition may be optionally changed as
described below.
6.4.1
Default configuration
When the primary Flash resides at boot position, typical CPU initialization firmware would
set the start address and size of the main Flash memory, and go on to enable the secondary
Flash, define it’s start address and size. Most commonly, firmware would place the
secondary Flash start address at the location just after the end of the primary Flash
memory. In this case, the primary Flash is used for code storage, and the smaller secondary
flash can be used for data storage (EEPROM emulation).
6.4.2
Optional configuration
Using the STR91xFA device configuration software tool, or IDE from 3rd party, one can
specify that the smaller secondary Flash memory is at the boot location at reset and the
primary Flash is disabled. The selection of which Flash memory is at the boot location is
programmed in a non-volatile Flash-based configuration bit during JTAG ISP. The boot
selection choice will remain as the default until the bit is erased and re-written by the JTAG
interface. The CPU cannot change this choice for boot Flash, only the JTAG interface has
access.
In this case where the secondary Flash defaults to the boot location upon reset, CPU
firmware would typically initialize the Flash memories the following way. The secondary
Flash start address and size is specified, then the primary Flash is enabled and its start
address and size is specified. The primary Flash start address would typically be located
just after the final address location of the secondary Flash. This configuration is particularly
well-suited for In-Application-Programming (IAP). The CPU would boot from the secondary
Flash memory, initialize the system, then check the contents of the primary Flash memory
(by checksum or other means). If the contents of primary Flash is OK, then CPU execution
continues from either Flash memory. If the main Flash contents are incorrect, the CPU,
while executing code from the secondary Flash, can download new data from any
STR91xFA communication channel and program into primary Flash memory. Application
code then starts after the new contents of primary Flash are verified.
相關PDF資料 |
PDF描述 |
|---|---|
| STR910FAM44X6T | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAM32X6T | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAM34H6T | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAM34X6T | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR911FAM42 | ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| STR910FAM44X6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR910FAW32 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR910FAW32H6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
| STR910FAW32X6 | 功能描述:ARM微控制器 - MCU 256 + 32 64 RAM KB CAN EMI 80 I/O RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| STR910FAW32X6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA |
發(fā)布緊急采購，3分鐘左右您將得到回復。