- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372360 > STP2014PQFP Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode PDF資料下載
參數(shù)資料
| 型號(hào)： | STP2014PQFP |
| 元件分類： | 參考電壓二極管 |
| 英文描述： | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| 中文描述： | 250 的低電流運(yùn)算，低反向泄露，低噪聲穩(wěn)壓二極管 |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 221K |
| 代理商： | STP2014PQFP |
6
STP2000QFP
32-bit SBus Master I/O Controller
Master I/O
July 1997
1. The Parallel Port control and data line direction bits, (for example, P_*_DIR), are gang programmed by the DIR bit of the Transfer
Control Register.
DIR=0 sets transfer direction away from the STP2000 (P_D_DIR=P_DS_DIR=1; P_BSY_DIR=P_ACK_DIR=0); DIR=1 sets transfer
direction towards the STP2000 (P_D_DIR=P_DS_DIR=0; P_BSY_DIR=P_ACK_DIR=1).
P_ACK
I/O
Parallel Port Acknowledge (25
μ
A pull-down)
(ELP_PE) P_PE
I/O
Parallel Port Paper Error
P_SLCT
I/O
Parallel Port Select
P_ERROR
Input
Parallel Port Error
P_INIT
Output
Parallel Port Initialize
P_SLCT_IN
Output
Parallel Port Select In
P_AFXN
P_DS_DIR
[1]
P_BSY_DIR
[1]
P_ACK_DIR
[1]
P_D_DIR
[1]
Output
Parallel Port Auto Feed
Output
Parallel Port Data Strobe Direction
Output
Parallel Port Busy Direction
Output
Parallel Port Acknowledge Direction
Output
Parallel Port Data Direction
ID_CS
Output
Secondary Device Select (boot prom) output; pull low to specify absence of external
PROM
JTAG Interface
Name
Type
Description
JTAG_TDO
Output
JTAG Test Data Output
JTAG_TDI
Input
JTAG Test Data Input (100
μ
A pull-up)
JTAG_CLK
Input
JTAG Clock
JTAG_TMS
Input
JTAG Test Mode Select (100
μ
A pull-up)
JTAG Reset (100
μ
A pull-up)
JTAG_RST
Input
Clock/Oscillator Interface
[1]
Name
Type
Description
SCC_20_IN
Input
SCC Clock Crystal In (19.66 MHz) (can drive with external CMOS clock)
SCC_20_OUT
Output
SCC Clock Crystal Out (19.66 MHz) (must not connect to any external load)
SCC_CLK20
Output
SCC Clock Out (19.66 MHz)
FPY_24_IN
Input
Floppy Clock Crystal In (24 MHz) (can drive with external CMOS clock)
FPY_24_OUT
Output
Floppy Clock Crystal Out (24 MHz) (must not connect to any external load)
FPY_CLK24
Output
Floppy Clock Out (24 MHz)
Parallel Port Interface
Name
Type
Description
This Material Copyrighted by Its Respective Manufacturer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STP2016QFP | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| STP2018TAB | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| STP2021PLCC | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| STP2022PQFP | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| STP2024PQFP | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STP2016QFP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| STP2018TAB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| STP-201RR | 制造商:Hosa Technology 功能描述:Audio Cable 1M RA 1/4" TRS To Dual RA 1/4" TS 制造商:HOSA 功能描述:AUDIO CABLE 1M RA 1/4 TRS TO DUAL RA 1/4 TS |
| STP-202 | 制造商:Hosa Technology 功能描述:Audio Cable 2M 1/4" TRS To Dual 1/4" TS 制造商:HOSA 功能描述:AUDIO CABLE 2M 1/4 IN TRS TO DUAL 1/4 IN TS |
| STP2021PLCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Control/Management |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。