- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373508 > STK14C88-5K45M (Electronic Theatre Controls, Inc.) 32K x 8 AUTOSTORE nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | STK14C88-5K45M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 32K x 8 AUTOSTORE nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM |
| 中文描述： | 32K的× 8自動(dòng)存儲(chǔ)非易失量子端粒酶的CMOS非易失靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大?。?/td> | 85K |
| 代理商： | STK14C88-5K45M |
STK14C88-M
April 1999
5-52
HSB OPERATION
The STK14C88-M provides the HSB pin for control-
ling and acknowledging the
STORE
operations. The
HSB pin can be used to request a hardware
STORE
cycle. When the HSB pin is driven low, the
STK14C88-M will conditionally initiate a
STORE
operation after t
DELAY
; an actual
STORE
cycle will only
begin if a
WRITE
SRAM
took place since the
last
STORE
or
RECALL
cycle. The HSB pin acts as
an open drain driver that is internally driven low to
indicate a busy condition while the
STORE
(initiated
by any means) is in progress.
SRAM READ
and
WRITE
operations that are in
progress when HSB is driven low by any means are
given time to complete before the
STORE
operation
is initiated. After HSB goes low, the STK14C88-M
will continue
SRAM
operations for t
. During t
,
multiple
SRAM READ
operations may take place. If a
WRITE
is in progress when HSB is pulled low it will
be allowed a time, t
, to complete. However, any
SRAM WRITE
cycles requested after HSB goes low
will be inhibited until HSB returns high.
The HSB pin can be used to synchronize multiple
STK14C88-Ms while using a single larger capacitor.
To operate in this mode, the HSB pin should be con-
nected together to the HSB pins from the other
STK14C88-Ms. An external pull-up resistor to + 5V
is required since HSB acts as an open drain pull
down. The V
pins from the other STK14C88-M
parts can be tied together and share a single capac-
itor. The capacitor size must be scaled by the num-
ber of devices connected to it. When any one of the
STK14C88-Ms detects a power loss and asserts
HSB, the common HSB pin will cause all parts to
request a
STORE
cycle (a
STORE
will take place in
those STK14C88-Ms that have been written since
the last nonvolatile cycle).
During any
STORE
operation, regardless of how it
was initiated, the STK14C88-M will continue to drive
the HSB pin low, releasing it only when the
STORE
is
complete. Upon completion of the
STORE
operation
the STK14C88-M will remain disabled until the HSB
pin returns high.
If HSB is not used, it should be left unconnected.
PREVENTING STORES
The
STORE
function can be disabled on the fly by
holding HSB high with a driver capable of sourcing
30mA at a V
of at least 2.2V, as it will have to over-
power the internal pull-down device that drives HSB
low for 20
μ
s at the onset of a
STORE
. When the
STK14C88-M is connected for AutoStore opera-
tion (system V
CC
connected to V
CCX
and a 68
μ
F
capacitor on V
) and V
crosses V
on the
way down, the STK14C88-M will attempt to pull HSB
low; if HSB doesn’t actually get below V
IL
, the part
will stop trying to pull HSB low and abort the
STORE
attempt.
HARDWARE PROTECT
The
against inadvertent
STORE
operation and
SRAM
WRITE
s during low-voltage conditions. When V
<
V
SWITCH
, all externally initiated
STORE
operations and
SRAM WRITE
s are inhibited.
STK14C88-M
offers
hardware
protection
AutoStore can be completely disabled by tying
V
to ground and applying + 5V to V
. This is the
AutoStore Inhibit mode;
STORE
s are only initiated
by
explicit
request
using
sequence or the HSB pin in this mode.
LOW AVERAGE ACTIVE POWER
either
the
software
The STK14C88-M will draw significantly less current
when it is cycled at times longer than 50ns. Figure 5
shows the relationship between I
and
READ
cycle
time. Worst-case current consumption is shown for
both
CMOS
and
TTL
input levels (commercial tem-
perature range, V
= 5.5V, 100% duty cycle on chip
enable). Figure 6 shows the same relationship for
WRITE
cycles. If the chip enable duty cycle is less
than 100%, only standby current is drawn when the
chip is disabled.
The
STK14C88-M depends on the following items:
1)
CMOS
vs.
TTL
input levels; 2) the duty cycle of
chip enable; 3) the overall cycle rate for accesses;
4) the ratio of
READ
s to
WRITE
s; 5) the operating
temperature; 6) the V
CC
level; and 7) I/O loading.
overall
average
current
drawn
by
the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STK14C88-5L35M | 32K x 8 AUTOSTORE nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM |
| STK14C88-5L45M | 32K x 8 AUTOSTORE nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM |
| STK15C88 | HEATSINK TO-218 10W H=2.5 BLK |
| STK15C88-N25 | HEATSINK TO-218 10W H=2.5 BLK |
| STK15C88-N25I | HEATSINK TO-220 POWER W/PINS BK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STK14C88-5L35M | 功能描述:NVRAM 32Kbx8 4.5-5.5V AutoStore RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| STK14C88-5L45M | 功能描述:NVRAM 32Kbx8 4.5-5.5V AutoStore RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| STK14C88A-WAF | 制造商:Cypress Semiconductor 功能描述:STK14C88A-WAF - Gel-pak, waffle pack, wafer, diced wafer on film |
| STK14C88-C45I | 功能描述:NVRAM 32Kbx8 4.5-5.5V AutoStore RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| STK14C88-L45I | 功能描述:IC NVSRAM 256KB 45NS 32-LCC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。