
STD150
5-30
Samsung ASIC
SPSRAMR_HD
High-Density Single-Port Synchronous Static RAM with Redundancy
Pin Capacitance
(Unit = SL)
NOTE:
Each pin’s capacitance is exactly same regardless of available mux types for same bank.
Block Diagrams
SPSRAMR_HD has 2 different physical architectures due to the word depth. Optionally, one of these
architectures is generated from SPSRAMR_HD compiler. In dual-bank, the bank selected by the address is
only activated while the other bank is in idle mode. Regardless of architecture, the power ports are located
on the top-edge the middle-edge and the bottom-edge of both right-edge left-sides of memory and all signal
ports are located on the bottom sides of memory.
CK
9.9
9.9
CSN
2.4
2.4
WEN
6.2
6.2
BWEN
4.6
4.6
OEN
4.5
4.5
A
6.4
6.4
DI
4.6
4.6
DOUT
23.9
23.9
ba = 1
ba = 2
<1-bank architecture>
RAM Core
W
X
W
RAM Core
Y-Dec &
Sense Amp.
Control Block
Y-Dec &
Sense Amp.
I/O Driver
Address &
Clock Buffers
I/O Driver
VDD
VSS
VDD
VSS
VDD
VSS
VDD
VSS
VDD
VSS
VDD
VSS
D
D
A
B
O
C
C
D
D
W
VSS
VDD
VSS
VDD
B