參數(shù)資料
型號: STA013
廠商: 意法半導(dǎo)體
元件分類: 通用總線功能
英文描述: MPEG 2.5 LAYER III AUDIO DECODER
中文描述: 2.5第三層的MPEG音頻解碼器
文件頁數(shù): 10/38頁
文件大?。?/td> 300K
代理商: STA013
3.1.2 - Stop condition
STOP is identified by low to high transition of the
data bus SDA signal while the clock signal SCL is
stable in the high state. A STOP condition termi-
nates communications between STA013 and the
bus master.
3.1.3 - Acknowledge bit
An acknowledge bit is used to indicate a success-
ful data transfer. The bus transmitter, either mas-
ter or slave, releases the SDA bus after sending
8 bit of data.
During the 9th clock pulse the receiver pulls the
SDA bus low to acknowledge the receipt of 8 bits
of data.
3.1.4 - Data input
During the data input the STA013 samples the
SDA signal on the rising edge of the clock SCL.
For correct device operation the SDA signal has
to be stable during the rising edge of the clock
and the data can change only when the SCL line
is low.
3.2
- DEVICE ADDRESSING
To start communication between the master and
the STA013, the master must initiate with a start
condition. Following this, the master sends onto
the SDA line 8 bits (MSB first) corresponding to
the device select address and read or write
mode.
Figure 10.
Write Mode Sequence
The 7 most significant bits are the device address
identifier, corresponding to the I
2
C bus definition.
For the STA013 these are fixed as 1000011.
The 8th bit (LSB) is the read or write operation
RW, this bit is set to 1 in read mode and 0 for
write mode. After a START condition the STA013
identifies on the bus the device address and, if a
match is found, it acknowledges the identification
on SDA bus during the 9th bit time. The following
byte after the device identification byte is the in-
ternal space address.
3.3 - WRITE OPERATION
(see fig. 10)
Following a START condition the master sends a
device select code with the RW bit set to 0.
The STA013 acknowledges this and waits for the
byte of internal address.
After receiving the internal bytes address the
STA013 again responds with an acknowledge.
3.3.1 - Byte write
In the byte write mode the master sends one data
byte, this is acknowledged by STA013. The mas-
ter then terminates the transfer by generating a
STOP condition.
3.3.2 - Multibyte write
The multibyte write mode can start from any inter-
nal address. The transfer is terminated by the
master generating a STOP condition.
DEV-ADDR
ACK
START
D98AU826A
RW
DATA
NO ACK
STOP
CURRENT
ADDRESS
READ
DEV-ADDR
ACK
START
RW
SUB-ADDR
ACK
DEV-ADDR
ACK
STOP
RANDOM
ADDRESS
READ
DATA
NO ACK
START
RW
DEV-ADDR
ACK
START
DATA
ACK
DATA
ACK
STOP
SEQUENTIAL
CURRENT
READ
DATA
NO ACK
DEV-ADDR
ACK
START
RW
SUB-ADDR
ACK
DEV-ADDR
ACK
SEQUENTIAL
RANDOM
READ
DATA
ACK
START
RW
DATA
ACK
NO ACK
STOP
DATA
RW=
HIGH
Figure 11.
Read Mode Sequence
DEV-ADDR
ACK
START
D98AU825B
RW
SUB-ADDR
ACK
DATA IN
ACK
STOP
BYTE
WRITE
DEV-ADDR
ACK
START
RW
SUB-ADDR
ACK
DATA IN
ACK
STOP
MULTIBYTE
WRITE
DATA IN
ACK
STA013 - STA013B - STA013T
10/38
相關(guān)PDF資料
PDF描述
STA013B MPEG 2.5 LAYER III AUDIO DECODER
STA013T MPEG 2.5 LAYER III AUDIO DECODER
STA013T$ MPEG 2.5 LAYER III AUDIO DECODER
STA013$ MPEG 2.5 LAYER III AUDIO DECODER
STA2051GO Single Chip GPS Controller(單片GPS控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STA013 功能描述:音頻 DSP MPEG Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
STA013 013TR 功能描述:音頻 DSP MPEG Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
STA013B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MPEG 2.5 LAYER III AUDIO DECODER
STA013B 功能描述:音頻 DSP MPEG Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
STA013B 13TR 功能描述:音頻 DSP MPEG Audio Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube