- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380759 > ST95P08 (意法半導體) Serial Access SPI Bus 8K (1K x 8) EEPROM(串行存取SPI總線8K EEPROM) PDF資料下載
參數(shù)資料
| 型號： | ST95P08 |
| 廠商： | 意法半導體 |
| 英文描述： | Serial Access SPI Bus 8K (1K x 8) EEPROM(串行存取SPI總線8K EEPROM) |
| 中文描述： | 串行SPI總線8K的訪問（每1000 × 8）的EEPROM（串行存取的SPI總線8K的EEPROM中） |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 151K |
| 代理商： | ST95P08 |
address can be read in sequence by continuing to
provide clock pulses. The byte address is automat-
ically incremented to the next higher address after
each byte of data is shifted out. When the highest
address is reached (1FFh), the address counter
rolls over to 0h allowing the read cycle to be con-
tinued indefinitely. The read operation is terminated
by deselecting the chip. The chip can be deselected
at any time during data output. Any read attempt
during a non-volatile write cycle will be rejected and
will deselect the chip.
Byte Write Operation
Prior to any write attempt, the write enable latch
must have been set by issuing the WREN instruc-
tion. First, the device is selected (S = low) and a
serial WREN instruction byte is issued. Then, the
product is deselected by taking S high. After the
WREN instruction byte is sent, the ST95P08 will
set the write enable latch and then remain in
standby until it is deselected. Then, the write state
is entered by selecting the chip, issuing a one byte
address (A7-A0), and one byte of data. Bits 3 and
4 of the write instruction contain address bits A9
and A8 (most significant address bits). S must
remain low for the entire duration of the operation.
The product must be deselected just after the eigth
bit of data has been latched in. If not, the write
process is cancelled. As soon as the product is
deselected, the self-timed write cycle is initiated.
While the write is in progress, the status register
may be read to check BP1, BP0, WEL and WIP.
WIP is high during the self-timed write cycle. When
the cycle is close to completion, the write enable
latch is reset.
Page Write Operation
A maximum of 16 bytes of data may be written
during one non-volatile write cycle. All 16 bytes
must reside on the same page. The page write
mode is the same as the byte write mode except
that instead of deselecting after the first byte of
data, up to 15 additional bytes can be shifted in
prior to deselecting the chip. A page address begins
with address xxxx 0000 and ends with xxxx 1111.
If the address counter reaches xxxx 1111 and the
clock continues, the counter will roll over to the first
address of the page (xxxx 0000) and overwrite any
previous written data. The programming cycle will
only start if the S transition does occur at the clock
low pulse just after the eigth bit of data of a word is
received.
C
D
AI01318
S
Q
A7
2
1
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19
A6 A5 A4 A3 A2 A1 A0
A9 A8
20 21 22 23
7
6
5
4
3
2
0
1
HIGH IMPEDANCE
DATA OUT
INSTRUCTION
BYTE ADDRESS
0
Figure 8. Read Operation Sequence
OPERATIONS
( cont’d)
9/16
ST95P08
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STA013B$ | MPEG 2.5 LAYER III AUDIO DECODER |
| STA013 | MPEG 2.5 LAYER III AUDIO DECODER |
| STA013B | MPEG 2.5 LAYER III AUDIO DECODER |
| STA013T | MPEG 2.5 LAYER III AUDIO DECODER |
| STA013T$ | MPEG 2.5 LAYER III AUDIO DECODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST95P08B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPI Serial EEPROM |
| ST95P08B1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SERIAL ACCESS SPI BUS 2K 256 x 8 EEPROM |
| ST95P08B3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPI Serial EEPROM |
| ST95P08B3TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8 Kbit Serial SPI EEPROM with Positive Clock Strobe |
| ST95P08B6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPI Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。