參數(shù)資料
型號(hào): ST92R195C
英文描述: ROMLESS HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
中文描述: 無(wú)ROM HCMOS微控制器屏幕顯示和圖文電視數(shù)據(jù)限幅器
文件頁(yè)數(shù): 167/208頁(yè)
文件大?。?/td> 2312K
代理商: ST92R195C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)當(dāng)前第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)
167/208
ST92R195C - VPS & WSS SLICER
VPS & WSS SLICER
(Cont’d)
8.8.2 General Operation
The VPS/WSS Slicer implements the following
features:
Wide Screen Signalling (WSS) follows the pro-
posed ETSI standard providing advanced televi-
sion features such as aspect ratio and format us-
ing 14 Bits of information extracted from Half Line
23, Field 1.
Video Programming System (VPS) follows the in-
dustry standard for VPS using 5 bytes of informa-
tion extracted from Line 16, on Field 1 (bytes 5, 11
to 14).
The input signals are treated internally by the sys-
tem as follows:
Data:
the serial data from the analog video input
is converted to serial digital data for digital
processing.
WSS window/VPS window.
For the VPS signal
treatment, the analog video signal is taken from
the CVBS1 pin after its amplification through the
programmable amplifier. For the WSS signal
treatment, the video signal is taken from the
CVBS2 pin directly. The CVBS2 pin is AC driven
through a 150pF capacitor.
VSync:
The system also receives the sync sig-
nals from the video input pin. This signal con-
tains the information telling exactly which line
and field is being processed. This is performed
in the Sync Extractor Cell with its outputs deliv-
ered to the VPS/WSS cell.
8.8.2.1 Analog Input stage
The data slicer determines the average amplitude
of the input data stream and references a compa-
rator at this value. The average amplitude is ac-
complished by AC coupling the video input signal
into the slicer cell and gating the bias circuits dur-
ing the active bi-phase signal.
8.8.2.2 Video Input Specification
The composite video baseband signal (CVBS) in-
put is 1 V
PP
+/- 6dB from the bottom of sync to
100IRE video for both CVBS1 (VPS path) and
CVBS2 (WSS path). The polarity of the video is
negative going sync.
8.8.2.3 Digital Decoder
The digital decoder uses the 5MHz clock as the
main timing reference and the digital outputs from
the sync and data slicer as the signal inputs. The
data for both VPS and WSS are transmitted with a
reference of 5 MHz clock with the same phase.
The serial digital data coming out of the data slicer
is first sampled at 5 MHz, this oversamples the
2.5Mbits/sec enough to process the signal under
normal conditions. The samples are then digitally
processed.
The bi-phase code is checked on both sides of the
signal with respect to a timing delay to detect er-
rors.
8.8.2.4 Framing Code and Data Check
If the framing code is recognized, the data is fur-
ther processed and a flag is set.
The data is then processed for biphase errors. If
the data is not defective, bits ERB1..5 remain at 0
and the data is stored. If the data is in error, bits
ERB1..5 are set by hardware. These bits must be
cleared by the user before the next framing code.
If a framing code is not recognized, the data is not
stored , the flag remains at 0 (VFRMVPS bit in the
VPSSR register) and the slicer waits for the next
VPS/WSS window.
相關(guān)PDF資料
PDF描述
STA003 MPEG 2.5 LAYER III AUDIO DECODER
STA10 ASIC
STA351A General Purpose Sink Driver Array
STA352A General Purpose Source Driver Array
STA474A H-bridge Motor Driver Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92T141K4B6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T141K4M6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T163R4T1 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T196/JAP 制造商:STMicroelectronics 功能描述:
ST92T96N9B1/AIN 制造商:STMicroelectronics 功能描述: