參數(shù)資料
型號(hào)： ST92R195C9
廠(chǎng)商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80
封裝： PLASTIC, QFP-80
文件頁(yè)數(shù)： 63/208頁(yè)
文件大?。?/td> 2312K
代理商： ST92R195C9
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)
155/208
ST92R195C - TELETEXT SLICER AND ACQUISITION UNIT
TELETEXT SLICER AND ACQUISITION UNIT (Cont’d)
8.7.4.2 Data Storage
The data issued by the filtering unit is then sent to
the data storage area, which forwards these bytes
to the TDSRAM controller for storing in TDSRAM
memory. As the TDSRAM interface is synchro-
nized with the chassis sync signals, not necessar-
ily in phase with the CVBS signal, a data stack is
implemented in the data storage area. This data
stack is called the “Acquisition Buffer”.
The Acquisition Buffer is tailored to stack on a TV
line base, all the Teletext data that may come
while no RAM storage is possible. This leads to a 3
byte buffer (for more details, refer to the TDSRAM
Interface Specification).
The data bytes issued by the data filtering unit are
stored into the Acquisition Buffer only if they
passed successfully the different checks (ex-
plained in the preceding chapters; i.e. if the “Write
Enable” flag received from the filtering unit is set).
If the “Write Enable” flag is “0” then the current
byte will be rejected (not written into the Acquisi-
tion Buffer).
Acquisition Buffer Management
After being written to by the filtering unit, the Ac-
quisition Buffer is read by the TDSRAM interface
to transfer data to the internal TDSRAM. As the
two accesses are not “in phase”, the Acquisition
Buffer is built as a FIFO controlled by two pointers:
write and read. Each time a data transfer to the
TDSRAM interface is performed, a control line
called “ACQWEN” will tell the TDSRAM interface if
a write to the TDSRAM must be performed.
The ACQWEN line is set each time data is availa-
ble in the buffer (read and write pointers compari-
son). This allows a TDSRAM write. If the buffer is
empty read and write pointers comparison), the
ACQWEN line is reset and no TDSRAM write is al-
lowed. The TDSRAM interface will perform a read
operation to the TDSRAM; for more details, refer
to the TDSRAM interface specification.
8.7.4.3 Address Generation
The address generation unit provides to the
TDSRAM interface the real time address where
the byte must be stored into the internal TDSRAM.
The address is generated on a 14 bits word length,
allowing to access the TDSRAM memory as a
contiguous space of up to 16 K-bytes.
The TDSRAM memory Address, referred as “AD-
DREG”, is software programmable through 2 reg-
isters ACQAD1R, ACQAD0R (refer to the regis-
ters description for more details).
The ADDREG must be initialized by software. Af-
terwards during each VBI, it will be incremented
each time a byte is stored in the corresponding
memory area. The ADDREG follows a post-incre-
ment scheme, i.e. it is always pointing to the next
free byte location.
A second register, called the "Backup Address"
register, is implemented for storing the TV line
packet (under reception) address's first byte.
An
HCVBS (Horizontal Sync Pulse) could be detected
before the end of the TV line Teletext data is re-
ceived because a sync pulse arrived during the
time when Teletext data was sliced, so the TV line
looks too short. The Backup Address value is re-
loaded into the ADDREG, providing the erasure of
the already stored data of the "too short" TV line.
At the same time, the read and write pointers of
the Buffer are re-initialized to the first Buffer loca-
tion (empty Buffer status).
Note: A TV line which is longer than 41 bytes is
considered
"too
long".
Only
the
first
41
bytes of data are stored. The next acquisition stor-
age starts after a valid Framing code detection.
Warning: Accessing the ADDREG Registers dur-
ing the Vertical Blank Interval when the Teletext
Acquisition is running may lead to a malfunctioning
of the TDSRAM interface addressing.
相關(guān)PDF資料
PDF描述
STA2058 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
STCD1020RDG6E PLL BASED CLOCK DRIVER, PDSO8
STCD23300F35F 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12
STCD23100F35F 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12
STCL1120YBFCWY5 12 MHz, OTHER CLOCK GENERATOR, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92T141K4B6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T141K4M6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T163R4T1 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92T196/JAP 制造商:STMicroelectronics 功能描述:
ST92T96N9B1/AIN 制造商:STMicroelectronics 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*