
7/426
ST92F124/F150/F250 - GENERAL DESCRIPTION
Figure 3. ST92F150C(R/V)1/9: Architectural Block Diagram
256 bytes
Register File
RAM
2/4 Kbytes
ST9 CORE
8/16 bits
CPU
Interrupt
Management
M
RCCU
Ext. MEM.
ADDRESS
DATA
Port0
Ext. MEM.
ADDRESS
Ports
1,9*
R
WATCHDOG
AS
DS
RW
WAIT
NMI
DS2
RW*
MISO
MOSI
SCK
SS
AV
DD
AV
SS
AIN[15:8]
AIN[7:0]
EXTRG
TXCLK
RXCLK
SIN
DCD
SOUT
CLKOUT
RTS
RDI
TDO
A[10:8]
A[21:11]*
P0[7:0]
P1[7:3]*
P1[2:0]
P2[7:0]
P3[7:4]
P3[3:1]*
P4[7:4]
P4[3:0]*
P5[7:0]
P6[5:2,0]
P6.1*
P7[7:0]
P8[7:0]*
P9[7:0]*
A[7:0]
D[7:0]
ST. TIMER
SPI
SDA
SCL
I
2
C BUS
FLASH
128/64 Kbytes
WDOUT
HW0SW1
STOUT
* Not available on 64-pin version.
The alternate functions (
Italic characters
) are mapped on Port 0, Port 1, Port2, Port3, Port4, Port5, Port6, Port7,
Port8* and Port9*.
Fully
Prog.
I/Os
MF TIMER 0
TINPA0
TOUTA0
TINPB0
TOUTB0
TINPA1
TOUTA1
TINPB1
TOUTB1
INT[5:0]
INT6
*
WKUP[13:0]
WKUP[15:14]*
OSCIN
OSCOUT
RESET
CLOCK2/8
INTCLK
CK_AF
MF TIMER 1
E
3 TM
1 Kbyte
ADC
RX0
TX0
CAN_0
V
REG
VOLTAGE
REGULATOR
ICAPA0
OCMPA0
ICAPB0
OCMPB0*
EXTCLK0*
ICAPA1
OCMPA1
ICAPB1
OCMPB1*
EXTCLK1*
EF TIMER 0
EF TIMER 1
SCI M
SCI A*
9