參數(shù)資料
型號: ST92195D5T1/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 16-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PQFP64
封裝: TQFP-64
文件頁數(shù): 103/250頁
文件大小: 3010K
代理商: ST92195D5T1/XXX
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當(dāng)前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁
191/249
ST92195 ST92T195 ST92E195 - TWO-CHANNEL I2C BUS INTERFACE (I2C)
I2C BUS INTERFACE (Cont’d)
CONTROL REGISTER (I2CCTR)
R242 - Read/Write
Register Page: 44
Reset Value: 0000 0001(01h)
Bit 7 = AFEN
Advanced Features Enable bit
This bit enables or disables the unexpected & un-
processed error detection. Refer to the description
of the UNPROC and UNEXP bits in the I2CSTR2
register.
0: Advanced features disabled
1: Advanced features enabled
Bit 6 = RTI
Return To Inactive state bit
This bit determines the interface status after an in-
terrupt is processed (either after a complete trans-
fer or an error occured).
0: The interface keeps its active state
1: The interface (master or slave) returns to the in-
active slave state
Note: The state of the Active Flag (I2CSTR1.0) is
maintained.The RTI bit is automatically cleared.
Bit 5 = GENC_ACK
General Call Acknowledge bit
This bit determines the response of the I2C inter-
face when a general call is detected on the bus.
0: The interface will acknowledge the reception of
a ‘General Call’ immediately after receiving the
address 00h. An interrupt is generated at the
end of the acknowledge interval that follows the
address.
1: The interface will not acknowledge a ‘General
Call’ and does not generate an interrupt, i.e.
the interface will remain an inactive slave.
Bit 4 = SEND_ACK
Send Acknowledge bit
This bit is set by software to define if the acknowl-
edge bit is placed on the bus when the interface is
operating as a master receiver, active slave re-
ceiver or an active slave.
0: An inactive interface will acknowledge the re-
ception of its address and switch to active slave
mode.
1: The interface will not acknowledge the reception
of its address and remains inactive.
Note: The interface operating as a master slave
receiver is free to acknowledge or not all data
bytes. In a normal I2C transaction, it acknowledg-
es all data bytes except the last received from a
slave/master transmitter.
SEND_ACK should be programmed before receiv-
ing the relevant byte (data or address).
Bit 3 = MONITOR
Bus Monitor mode bit
This bit determines if the interface acts as a bus
monitor or not.
0: The bus monitor mode is disabled.
1: The interface behaves as a bus monitor. The in-
terface becomes a slave regardless of the ad-
dress received, but neither the address or the
following data is acknowledged (this is equiva-
lent to SEND_ACK=1). If a read address is re-
ceived, the high state of the least significant bit
of this address is suppressed inside the inter-
face and all data bytes are processed by the
MCU as received data.
Bit 2 = RSRT
Repeated Start bit
This bit determines if the interface generates auto-
matically a repeated start condition on the I2C bus
(in master mode) as soon as a new byte is ready to
be send.
0: Repeated start disabled
1: Repeated start enabled
Note: This bit is automatically cleared.
Bit 1 = STOP
STOP condition generation bit
When working in master mode, this bit enables or
disables a STOP condition generation on the I2C
bus.
0: No Stop condition is generated
1: The master will generate a stop condition to ter-
minate the bus transaction. The master will au-
tomatically revert to an inactive slave and the
STOP bit will be cleared.
Bit 0 = CLEAR
Clear interface bit
This bit enables or disables the I2C interface.
0: The interface is enabled
1: A general reset is generated. The interface be-
comes an inactive slave and the SCL and SDA
buses drive signals are removed. The system
is kept in reset state until the CLEAR bit is writ-
ten to “0”.
Note: The CLEAR bit is “1” (i.e. the interface is dis-
abled) when exiting from the MCUs power-on re-
set state.
70
AFEN RTI
GENC_
ACK
SEND_
ACK
MONI
TOR
RSRT STOP CLEAR
相關(guān)PDF資料
PDF描述
ST92195C8T1/XXX 16-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PQFP64
ST92195C6B1/XXX 16-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PDIP56
ST92195C4B1/XXX 16-BIT, OTPROM, 24 MHz, MICROCONTROLLER, PDIP56
ST9291N3 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP56
ST9291N6 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92195D6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195D6B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195D6T1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195D7 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
ST92195D7B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER