- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372305 > ST622XC-KIT STARTER KIT DATASHEET FOR ST620X. ST621X AND ST622X PDF資料下載
參數(shù)資料
| 型號(hào)： | ST622XC-KIT |
| 英文描述： | STARTER KIT DATASHEET FOR ST620X. ST621X AND ST622X |
| 中文描述： | 入門(mén)套件部件的ST620X。 ST621X及ST622X |
| 文件頁(yè)數(shù)： | 24/84頁(yè) |
| 文件大?。?/td> | 969K |
| 代理商： | ST622XC-KIT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
24/84
ST62T28C/E28C
DIGITAL WATCHDOG
(Cont’d)
The Watchdog is associated with a Data space
register (Digital WatchDog Register, DWDR, loca-
tion 0D8h) which is described in greater detail in
Section 3.3.1 Digital Watchdog Register (DWDR)
.
This register is set to 0FEh on Reset: bit C is
cleared to “0”, which disables the Watchdog; the
timer downcounter bits, T0 to T5, and the SR bit
are all set to “1”, thus selecting the longest Watch-
dog timer period. This time period can be set to the
user’s requirements by setting the appropriate val-
ue for bits T0 to T5 in the DWDR register. The SR
bit must be set to “1”, since it is this bit which gen-
erates the Reset signal when it changes to “0”;
clearing this bit would generate an immediate Re-
set.
It should be noted that the order of the bits in the
DWDR register is inverted with respect to the as-
sociated bits in the down counter: bit 7 of the
DWDR register corresponds, in fact, to T0 and bit
2 to T5. The user should bear in mind the fact that
these bits are inverted and shifted with respect to
the physical counter bits when writing to this regis-
ter. The relationship between the DWDR register
bits and the physical implementation of the Watch-
dog timer downcounter is illustrated in
Figure 17
.
Only the 6 most significant bits may be used to de-
fine the time period, since it is bit 6 which triggers
the Reset when it changes to “0”. This offers the
user a choice of 64 timed periods ranging from
3,072 to 196,608 clock cycles (with an oscillator
frequency of 8MHz, this is equivalent to timer peri-
ods ranging from 384μs to 24.576ms).
Figure 17. Watchdog Counter Control
W
D0
D1
D3
D4
D5
D6
D7
W
C
SR
T5
T4
T3
T2
T1
D2
T0
OSC
÷
12
RESET
VR02068A
÷
2
8
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST6246B | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. LCD DRIVER. EEPROM. A/D CONVERTER AND 56 PINS |
| ST624XB-KIT | STARTER KIT DATASHEET FOR ST624X |
| ST62E40BG1 | 8-BIT MICROCONTROLLER |
| ST62T45BQ6 | 8-BIT MICROCONTROLLER |
| ST6242B | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. LCD DRIVER. EEPROM. A/D CONVERTER AND 64 PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST622XC-KIT/110 | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 ST622X Starter Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: |
| ST622XC-KIT/UK | 制造商:STMicroelectronics 功能描述:ST620 ST621 RS232 STARTER KIT |
| ST6230 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8/16-Bit Micros |
| ST6230B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. A/D CONVERTER. 16-BIT AUTO-RELOAD TIMER. EEPROM. SPI. UART AND 28 PINS |
| ST6230BB1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, 16-BIT AUTO-RELOAD TIMER, EEPROM, SPI AND UART |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。