參數(shù)資料
型號: ST52F514F0B6
英文描述: IC MAX 7000 CPLD 128 144-TQFP
中文描述: 微控制器
文件頁數(shù): 18/106頁
文件大?。?/td> 648K
代理商: ST52F514F0B6
ST52F510/F513/F514
18/106
Each interruptlevel has its own set of flags, which
is saved in the Flag Stack during interrupt
servicing. These flags are restored from the Flag
Stack automatically when a RETI instruction is
executed.
If the ICU was in normal mode before an interrupt,
after the RETI instruction is executed, the normal
flags are restored.
Note:
A subroutine CALL is a normal mode
execution. For this reason a RET instruction,
consequent to a CALL instruction, doesn’t affect
the normalmode set of flags.
Flags are not cleared during context switching and
remain in the state they were in at the exit of the
last interrupt routine switching.
The Carry flag is set when an overflow occurs
during arithmetic operations, otherwise it
cleared. The Sign flag is set when an underflow
occurs during arithmetic operations, otherwise it is
cleared.
The flags, related to the current context, can be
checked by reading the FLAGS Input Register 38
(026h).
is
Figure 2.3 Multiplication
2.2 Arithmetic Logic Unit
The 8-bit Arithmetic Logic Unit (ALU) performs
arithmetic calculations and logic instructions such
as: sum, subtraction, bitwise AND, OR, XOR, bit
set and reset, bittest and branch,right/leftshift and
rotate (seetheChapter 9 Instruction Setfor further
details).
In addition, the ALU of ST52F510/F513/F514 can
perform multiplication (MULT) and division (DIV).
Multiplication is performed by using 8 bit operands
storing the result in 2 registers (16 bit values); the
division instruction addresses the MSB of the
dividend (the LSB is stored in the next address):
the resultand remainder arestored inthese source
addresses (see Figure 2.3 and Figure 2.4).
In order to manage signed type values, the ALU
also performs addition and subtraction with offset
(ADDO
and
SUBO).
respectively subtract and add 128 to the overall
result, in order to manage values logically in the
range between -128,127.
These
instructions
Figure 2.4 Division
RAM
000h
001h
002h
i
j+1
j-1
j
0FFh
0FDh
0FEh
REG. j
REG. i
LSB
MSB
X
16 Bit
RAM
i
j+1
j-1
j
REG. j
REG. j+1
REMAINDER
QUOTIENT
REG. i
:
i-1
i+1
000h
001h
002h
0FFh
0FDh
0FEh
相關PDF資料
PDF描述
ST52F514F0M6 IC MAX 7000 CPLD 160 100-TQFP
ST52F514F1B6 IC MAX 7000 CPLD 160 100-TQFP
ST52F514F1M6 IC MAX 7000 CPLD 256 208-PQFP
ST52F514F3B6 IC MAX 7000 CPLD 256 208-PQFP
ST52F514F3M6 IC MAX 7000 CPLD 256 256-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
ST52F514F0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F3B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F3M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller