- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98143 > ST40RA150XH6 (STMICROELECTRONICS) 32-BIT, 150 MHz, RISC PROCESSOR, PBGA372 PDF資料下載
參數(shù)資料
| 型號： | ST40RA150XH6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 150 MHz, RISC PROCESSOR, PBGA372 |
| 封裝： | 27 X 27 MM, BGA-372 |
| 文件頁數(shù)： | 30/90頁 |
| 文件大?。?/td> | 672K |
| 代理商： | ST40RA150XH6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
36/88
ST40RA166
5 Clock generation
Power down is initiated with the sleep instruction and the power down mode is selected with bit 7 of
the CPG.STBCR register. If the bit is set, the CPU enters standby mode on the next sleep instruction,
and if unset it enters sleep mode.
5.5.2
Module low-power modes
Modules are powered down in two ways, depending on whether the module is a ST40 legacy
peripheral (controlled by the CPG register bank) or a ST40RA166 peripheral (controlled by the
CLOCKGEN
register banks).
A module controlled by the CPG register bank has its clock stopped when the corresponding bit in
the CPG.STBCR or CPG.STBCR2 register is set. The clock is started again when the bit is cleared.
To request the power down of a module controlled by the CLOCKGENA or CLOCKGENB register bank, 1
is written to the corresponding bit in the STBREQCR_SET register. When the module has completed
its power down sequence and its clock has been stopped, the corresponding bit in the STBACKCR
register is set. To restart the module, 1 is written to the corresponding bit in the STBREQCR_CLR
register.
Note:
The modules governed by the CLOCKGENB register bank do not support hardware-only power down
and require software interaction to maintain data coherency before making a request to stop the
module clock.
5.6
Clock generation registers
5.6.1
CLOCKGENB.CLK_SELCR register
CLOCKGENB.CLK_SELCR
Clock source selection
0x0068
The CLKGENB.CLK_SELCR register controls the selection of clock domain clock sources
0
LMI_SEL
Reserved
Reset state: 0
1
PCI_SEL
Select PCI clock
0: PCI_SS_CLK from CLOCKGENA_12
1: PCI_SS_CLK from CLOCKGENA_13
Reset state: 0
RW
[2:3]
EMI_SEL
Select EMI clock
00: EMI_SS_CLK from CLOCKGENA_12
01: EMI_SS_CLK from CLOCKGENA_13
10: EMI_SS_CLK from CLOCKGENA_14
11: EMI_SS_CLK from CLOCKGENB_12
Reset state: 00
RW
[4:7]
EXT_CLK_SEL
Not used
Reset state: 0000
[8:31]
Reserved
Reset state: 0
RW
相關PDF資料 |
PDF描述 |
|---|---|
| ST40RA200XH6E | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA372 |
| ST52510F3M6 | MICROCONTROLLER, PDSO20 |
| ST52E430B/D | 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32 |
| ST52F510F1M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
| ST52F510G0B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST40RA150XHA | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32-bit Embedded SuperH Device |
| ST40RA166 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32-BIT EMBEDDED SUPERH MICROPROCESSOR |
| ST40RA166XH1 | 制造商:STMicroelectronics 功能描述: |
| ST40RA166XH6 | 制造商:STMicroelectronics 功能描述:32-BIT SUPERH CPU - Trays |
| ST40RA166XH6/TR | 制造商:STMicroelectronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。