- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372301 > ST300S16P0 MAX II CPLD 1270 LE 144-TQFP PDF資料下載
參數(shù)資料
| 型號： | ST300S16P0 |
| 英文描述： | MAX II CPLD 1270 LE 144-TQFP |
| 中文描述： | 1600V 300?相位控制晶閘管采用TO - 209AE（至118）封裝 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大小： | 86K |
| 代理商： | ST300S16P0 |
ST300C..C Series
3
www.irf.com
Bulletin I25157 rev. C 04/00
di/dt
Max. non-repetitive rate of rise
of turned-on current
Gate drive 20V, 20
, t
r
≤
1μs
T
J
= T
J
max, anode voltage
≤
80%
V
DRM
Gate current 1A, di
g
/dt = 1A/μs
V
d
= 0.67% V
DRM
,
T
J
= 25
°
C
I
TM
= 300A, T
J
= T
J
max, di/dt
= 40A/μs, V
R
= 50V
dv/dt
= 20V/μs, Gate 0V 100
,
t
p
= 500μs
Parameter
ST300C..C
Units Conditions
t
d
Typical delay time
1.0
Switching
t
q
Typical turn-off time
100
μs
1000
A/μs
dv/dt
Maximum critical rate of rise of
off-state voltage
Max. peak reverse and off-state
leakage current
I
RRM
I
DRM
Blocking
500
V/
μ
s
T
J
= T
J
max, linear to 80% rated V
DRM
Parameter
ST300C..C
Units Conditions
50
mA
T
J
= T
J
max, rated V
DRM
/V
RRM
applied
P
GM
P
G(AV)
I
GM
+V
GM
Maximum peak gate power
10.0
T
J
= T
J
max, t
p
≤
5ms
T
J
= T
J
max, f = 50Hz, d% = 50
T
J
= T
J
max, t
p
≤
5ms
Maximum average gate power
2.0
Max. peak positive gate current
3.0
A
Maximum peak positive
gate voltage
-V
GM
Maximum peak negative
gate voltage
T
J
= - 40
°
C
T
J
= 25
°
C
mA
T
J
= 125
°
C
T
J
= - 40
°
C
V
T
J
= 25
°
C
T
J
= 125
°
C
I
GD
DC gate current not to trigger
10.0
mA
Parameter
ST300C..C
Units Conditions
20
5.0
Triggering
TYP.
MAX.
200
-
100
200
50
-
2.5
-
1.8
3.0
1.1
-
V
GD
DC gate voltage not to trigger
0.25
V
Max. gate current/voltage not to
trigger is the max. value which
will not trigger any unit with rated
V
DRM
anode-to-cathode applied
T
J
= T
J
max
Max. required gate trigger/ cur-
rent/ voltage are the lowest value
which will trigger all units 12V
anode-to-cathode applied
V
GT
DC gate voltage required
to trigger
I
GT
DC gate current required
to trigger
W
V
T
J
= T
J
max, t
p
≤
5ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST300S18P0 | Cyclone II FPGA 20K FBGA-256 |
| ST300S20P0 | Cyclone II FPGA 70K FBGA-896 |
| ST300C111 | PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST303C12LFK0 | Stratix FPGA 10K FBGA-780 |
| ST303S04PFL0 | Stratix GX FPGA 40K 8-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST300S16P0L | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS |
| ST300S16P1 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS |
| ST300S16P1L | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS |
| ST300S16P3 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS |
| ST300S16P3L | 制造商:IRF 制造商全稱:International Rectifier 功能描述:PHASE CONTROL THYRISTORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。