- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381095 > ST24C16CM1 (意法半導體) Cyclone FPGA 6K FBGA-256 PDF資料下載
參數(shù)資料
| 型號： | ST24C16CM1 |
| 廠商： | 意法半導體 |
| 英文描述： | Cyclone FPGA 6K FBGA-256 |
| 中文描述： | 集成電路的Sm - 16K的串行電可擦除 |
| 文件頁數(shù)： | 12/17頁 |
| 文件大?。?/td> | 126K |
| 代理商： | ST24C16CM1 |
S
S
BYTE WRITE
DEV SEL
BYTE ADDR
DATA IN
WC
S
PAGE WRITE
DEV SEL
BYTE ADDR
DATA IN 1
WC
DATA IN 2
AI01161B
PAGE WRITE
(cont'd)
WC (cont'd)
S
DATA IN N
ACK
ACK
NO ACK
R/W
ACK
ACK
NO ACK
R/W
NO ACK
NO ACK
Figure 10. Write Modes Sequence with Write Control = 1 (ST24/25W16)
Read Operation
Read operations are independent of the state of the
MODE signal. On delivery, the memory content is
set at all "1’s" (or FFh).
Current Address Read.
The memory has an in-
ternal byte address counter. Each time a byte is
read, this counter is incremented. For the Current
Address Read mode, following a START condition,
the master sends a memory address with the RW
bit set to ’1’. The memory acknowledges this and
outputs the byte addressed by the internal byte
address counter. This counter is then incremented.
The master does NOT acknowledge the byte out-
put, but terminates the transfer with a STOP con-
dition.
Random Address Read.
A dummy write is per-
formed to load the address into the address counter
(see Figure 11). This is followed by another START
condition from the master and the byte address
repeated with the RW bit set to ’1’. The memory
acknowledges this and outputs the byte ad-
dressed. The master does NOT acknowledge the
byte output, but terminates the transfer with a
STOP condition.
Sequential Read.
This mode can be initiated with
either a Current Address Read or a Random Ad-
dress Read. However, in this case the master
DOES acknowledge the data byte output and the
memory continues to output the next byte in se-
quence. To terminate the stream of bytes, the
master must NOT acknowledge the last byte out-
12/17
ST24/25C16, ST24/25W16
相關PDF資料 |
PDF描述 |
|---|---|
| ST24C16B6TR | 16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| ST24C16 | 16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| ST24C16M6TR | 16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| ST24C16M1TR | 16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| ST25C16M1TR | 16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST24C16CML1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| ST24C16CML3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| ST24C16CML6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| ST24C16M1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| ST24C16M1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
發(fā)布緊急采購，3分鐘左右您將得到回復。