REV. 4.0.1 2.97V TO 5.5V DUART 9 2.9 Receiver The receiver section contains an 8-bit Receive Shift Register (RSR) and 1 byte FIFO " />
參數(shù)資料
型號: ST16C2450CQ-0A-EB
廠商: Exar Corporation
文件頁數(shù): 30/30頁
文件大小: 0K
描述: EVAL BOARD FOR ST16C2450 48TQFP
標(biāo)準(zhǔn)包裝: 1
系列: *
xr
ST16C2450
REV. 4.0.1
2.97V TO 5.5V DUART
9
2.9
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 1 byte FIFO or Receive Holding
Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates every bit on the incoming
character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver
counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at the center of the
start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this
manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are
sampled and validated in this same manner to prevent false framing. If there were any error(s), they are
reported in the LSR register bits 2-4. Once the data is received, the error tags are immediately updated to
reflect the status of the data byte in RHR register. RHR will generate a receive data ready interrupt upon
receiving a character if IER bit-0 has been enabled.
2.9.1
Receive Holding Register (RHR) - Read-Only
The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift
Register. It provides the receive data interface to the host processor. The RHR register is part of the 1 byte
receive FIFO that is 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. After the
RHR is read, LSR bits 2-4 willl immediately be updated to reflect the errors for the next character byte
transferred from the RSR.
FIGURE 5. TRANSMITTER OPERATION
FIGURE 6. RECEIVER OPERATION
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X Clock
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
RXFIFO1
16X Clock
Receive Data Characters
Data Bit
Validation
Error
Tags in
LSR bits
4:2
相關(guān)PDF資料
PDF描述
SP809EK-L-4-6/TR IC MPU RESET CIRC 4.6V SOT23-3
L-14W4N3SV4E WIREWOUND INDUCTOR 4.3NH 0603
LBC2518T470K INDUCTOR WOUND 47UH 165MA 1007
A3955SLBTR IC MOTOR DRIVER PWM FULL 16-SOIC
ECM25DCBI-S189 CONN EDGECARD 50POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C2450CQ-0B-EB 功能描述:界面開發(fā)工具 Supports C2450 48 ld TQFP, PCI Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
ST16C2450CQ48 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
ST16C2450CQ48-F 功能描述:UART 接口集成電路 DUAL UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C2450CQ48TR-F 制造商:Exar Corporation 功能描述:UART 2-CH 1Byte FIFO 3.3V/5V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:ST16C2450CQ48TR-F
ST16C2450IJ44 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: