- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98142 > SST89V516RD-33-I-PIE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | SST89V516RD-33-I-PIE |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 |
| 封裝： | LEAD FREE, PLASTIC, MS-011AC, DIP-40 |
| 文件頁(yè)數(shù)： | 29/80頁(yè) |
| 文件大?。?/td> | 934K |
| 代理商： | SST89V516RD-33-I-PIE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet
FlashFlex51 MCU
SST89E516RD2 / SST89E516RD
SST89V516RD2 / SST89V516RD
35
2005 Silicon Storage Technology, Inc.
S71273-01-000
3/05
4.2.4 In-Application Programming Mode
Commands
All of the following commands can only be initiated in the
IAP mode. In all situations, writing the control byte to the
SFCM register will initiate all of the operations. All com-
mands will not be enabled if the security locks are enabled
on the selected memory block.
The Program command is for programming new data into
the memory array. The portion of the memory array to be
programmed should be in the erased state, FFH. If the
memory is not erased, it should first be erased with an
appropriate Erase command. Warning: Do not attempt to
write (program or erase) to a block that the code is cur-
rently fetching from. This will cause unpredictable pro-
gram behavior and may corrupt program data.
4.2.4.1 Chip-Erase
The Chip-Erase command erases all bytes in both memory
blocks. This command is only allowed when EA#=0 (exter-
nal memory execution). Additionally this command is not
permitted when the device is in level 4 locking. In all other
instances, this command ignores the Security Lock status
and will erase the security lock bits and re-map bits.
TABLE
4-2: IAP ADDRESS RESOLUTION
EA#
SFCF[1:0]
Address of IAP Inst.
Target Address
Block Being Programmed
1
00
>= 2000H (Block 0)
None1
1
00
>= 2000H (Block 0)
< 2000H (Block 1)
Block 1
1
00
< 2000H (Block 1)
Any (Block 0)
Block 0
1
01, 10, 11
Any (Block 0)
>= 2000H (Block 0)
None1
1
01, 10, 11
Any (Block 0)
< 2000H (Block 1)
Block 1
0
00
From external
>= 2000H (Block 0)
Block 0
0
00
From external
< 2000H (Block 1)
Block 1
0
01, 10, 11
From external
Any (Block 0)
Block 0
T4-2.0 1273
1. No operation is performed because code from one block may not program the same originating block
Set-Up
MOV SFDT, #55H
Interrupt scheme
MOV SFCM, #81H
Polling scheme
MOV SFCM, #01H
INT1 interrupt
indicates completion
SFST[2] indicates
operation completion
IAP Enable
ORL SFCF, #40H
1273 F05.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST89V516RD-33-C-PI | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 |
| SST89V516RD-33-I-PIE | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40 |
| SST89E516RD-40-I-PIE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40 |
| SST89V554A-33-C-TQJ | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP44 |
| SST89E554A-40-C-NJ | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST89V516RD-33-I-QIF | 制造商:SST 制造商全稱(chēng):Silicon Storage Technology, Inc 功能描述:FlashFlex MCU |
| SST89V52RD2 | 制造商:SST 制造商全稱(chēng):Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V52RD2/RD | 制造商:SST 制造商全稱(chēng):Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V52RD2-33-C-NI | 制造商:SST 制造商全稱(chēng):Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V52RD2-33-C-NIE1 | 制造商:SST 制造商全稱(chēng):Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。