- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98142 > SST85LD1001T-60-RI-LBTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 PDF資料下載
參數(shù)資料
| 型號： | SST85LD1001T-60-RI-LBTE |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| 封裝： | 12 X 24 MM, ROHS COMPLIANT, MO-210, LBGA-91 |
| 文件頁數(shù)： | 2/36頁 |
| 文件大?。?/td> | 913K |
| 代理商： | SST85LD1001T-60-RI-LBTE |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2009 Silicon Storage Technology, Inc.
S71382-04-000
10/09
10
512 MByte / 1 GByte / 2 GByte NANDrive
SST85LD0512 / SST85LD1001T / SST85LD1002U
Data Sheet
Configurable Write Protect/Power-down Modes
The WP#/PD# pin can be used for either Write Protect mode or Power-down mode, but only one mode
is active at any time. Either mode can be selected through the host command, Set-WP#/PD#-Mode.
Once the mode is set with this command, the device will stay in the configured mode until the next time
this command is issued. Power-off or reset will not change the configured mode.
Write Protect Mode
When the device is configured in the Write Protect mode, the WP#/PD# pin offers extended data pro-
tection. This feature can be either selected through a jumper or host logic to protect the stored data
from inadvertent system writes or erases, and viruses. The Write Protect feature protects the full
address space of the data stored on the flash media.
In the Write Protect mode, the WP#/PD# pin should be asserted prior to issuing the destructive com-
mands: Erase-Sector, Format-Track, Write-DMA, Write-Multiple, Write-Multiple-without-Erase, Write-
Sector(s), Write-Sector-without-Erase, or Write-Verify. This will force the NANDrive to reject any
destructive commands from the ATA interface. All destructive commands will return 51H in the Status
register and 04H in the Error register signifying an invalid command. All non-destructive commands
will be executed normally.
Power-down Mode
When configuring the device in Power-down mode, if the WP#/PD# pin is asserted during a command,
the NANDrive completes the current command and returns to the standby mode immediately to save
power. Afterwards, the device will not accept any other commands. Only a Power-on Reset (POR) or
hardware reset will bring the device to normal operation with the WP#/PD# pin de-asserted.
Power-on initialization and Capacity Expansion
NANDrive is self-initialized during the first power-up. As soon as the power is applied to the NANDrive
it reports busy for typically up to five seconds while performing bad blocks search and low level format.
This initialization is a one time event.
During the first self-initialization, the NANDrive firmware scans all connected flash media devices and
reads their device ID. If the device ID matches the listed flash media devices, the NANDrive performs
drive recognition based on the algorithm provided by the flash media suppliers, including setting up the
bad block table, executing all the necessary handshaking routines for flash media support, and, finally,
performing the low-level format.
If the drive initialization fails, and a visual inspection is unable to determine the problem, SST provides
a comprehensive interface for manufacturing flow debug. This interface not only allows debug of the
failure and manual reset of the initialization process, but also allows customization of user definable
options.
ATA/IDE Interface
The ATA interface can be used for NANDrive manufacturing support. SST provides an example of a
DOS-based solution (an executable routine) for manufacturing debug and rework.
相關PDF資料 |
PDF描述 |
|---|---|
| SST85LD1004T-60-RI-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1008M-60-PC-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1008M-60-PC-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LP1004A-M-C-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LP1004A-M-C-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SST85LD1002L-60-4C-LBTE | 功能描述:閃存 2G NAND 60ns 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST85LD1002L-60-PC-LBTE | 功能描述:閃存 2GB NAND 60ns 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST85LD1002U-60-5I-LBTE | 功能描述:閃存 2G NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST85LD1002U-60-RI-LBTE | 功能描述:閃存 2GB NAND 60ns 3.3V Industrial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST85LD1004M-60-4C-LBTE | 功能描述:閃存 4G NAND 60ns 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。