參數(shù)資料
型號: SST55LC100M-45-C-BWE
元件分類: 存儲控制器/管理單元
英文描述: IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84
封裝: 9 X 9 MM, ROHS COMPLIANT, TFBGA-84
文件頁數(shù): 17/75頁
文件大?。?/td> 1040K
代理商: SST55LC100M-45-C-BWE
24
Advance Information
CompactFlash Card Controller
SST55LC100M
2006 Silicon Storage Technology, Inc.
S71316-00-000
3/06
9.0 SOFTWARE INTERFACE
9.1 CF-ATA Drive Register Set Definition and Protocol
The CompactFlash card can be configured as a high performance I/O device through:
1. Standard PC-AT disk I/O address spaces 1F0H-1F7H, 3F6H-3F7H (primary);
170H-177H, 376H-377H (secondary) with IRQ 14 (or other available IRQ)
2. Any system decoded 16 Byte I/O block using any available IRQ
3. Memory space
The communication to or from the CompactFlash card is done using the Task File registers which provide all the
necessary registers for control and status information. The CompactFlash interface connects peripherals to the
host using four register mapping methods. The following is a detailed description of these methods.
9.1.1 I/O Primary and Secondary Address Configurations
Note: Address lines which are not indicated are ignored by the CompactFlash card for accessing all the registers in this table.
TABLE
9-1:I/O Configurations
Standard Configurations
Config Index
I/O or Memory
Address
Description
0
Memory
0H-FH, 400H-7FFH
Memory Mapped
1
I/O
XX0H-XXFH
I/O Mapped 16 Contiguous registers
2
I/O
1F0H-1F7H, 3F6H-3F7H
Primary I/O Mapped
3
I/O
170H-177H, 376H-377H
Secondary I/O Mapped
T9-1.0 1316
TABLE
9-2:Primary and Secondary I/O Decoding
REG#
A9-A4
A3
A2
A1
A0
IORD#=0
IOWR#=0
Note
01F(17)
H
0
Even RD Data
Even WR Data
1,2
1. Register 0 is accessed with CE1# low and CE2# low (and A0 = Don’t Care) as a word register on the combined Odd Data Bus and
Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with CE1# low and CE2# high.
Note that the address space of this word register overlaps the address space of the Error and Feature byte-wide registers which lie at
offset 1. When accessed twice as byte register with CE1# low, the first byte to be accessed is the Even Byte of the word and the sec-
ond byte accessed is the Odd Byte of the equivalent word access.
2. A byte access to register 0 with CE1# high and CE2# low accesses the error (read) or feature (write) register.
0
1F(17)H
0
1
Error register
Features
0
1F(17)H
0
1
0
Sector Count
0
1F(17)H
00
11
Sector No.
0
1F(17)H
0
1
0
Cylinder Low
0
1F(17)H
0
1
0
1
Cylinder High
0
1F(17)H
0
1
0
Select Card/Head
0
1F(17)H
0
1
Status
Command
0
3F(37)H
0
1
0
Alt Status
Device Control
0
3F(37)H
0
1
Drive Address
Reserved
T9-2.0 1316
相關(guān)PDF資料
PDF描述
SST55LD017D-40-C-TQWE FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST55LD017D-40-I-TQW FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST55LD019A-45-C-TQPE FLASH MEMORY DRIVE CONTROLLER, PQFP64
SST55LD019C-45-I-BWE FLASH MEMORY DRIVE CONTROLLER, PBGA84
SST55LD019B-45-C-TQW FLASH MEMORY DRIVE CONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST55LC100M-45-C-TQWE 功能描述:總線收發(fā)器 Compact Flash 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SST55LC100M-45-I-BWE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller
SST55LC100M-45-I-TQWE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller
SST55LC200-60-C-TQWE 功能描述:閃存 Compact 閃存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST55LC200-60-I-TQWE 功能描述:閃存 Compact 閃存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel