- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365728 > SST49LF080A-33-4C-NH (SILICON STORAGE TECHNOLOGY INC) 8 Mbit LPC Flash PDF資料下載
參數(shù)資料
| 型號： | SST49LF080A-33-4C-NH |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | PROM |
| 英文描述： | 8 Mbit LPC Flash |
| 中文描述： | 1M X 8 FLASH 3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, MS-016AE, LCC-32 |
| 文件頁數(shù)： | 14/49頁 |
| 文件大?。?/td> | 579K |
| 代理商： | SST49LF080A-33-4C-NH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
14
Data Sheet
8 Mbit LPC Flash
SST49LF080A
2003 Silicon Storage Technology, Inc.
S71235-00-000
4/03
Response To Invalid Fields
During LPC Read/Write operations, the SST49LF080A will
not explicitly indicate that it has received invalid field
sequences. The response to specific invalid fields or
sequences is as follows:
Address out of range:
The SST49LF080A will only
respond to address ranges as specified in Table 4.
ID mismatch
: ID information is included in every address
cycle. The SST49LF080A will compare ID bits in the
address field with the hardware ID strapping. If there is a
mis-match, the device will ignore the cycle. See Multiple
Device Selection section for details.
Once valid START, CYCTYPE + DIR, valid address range
and ID bits are received, the SST49LF080A will always
complete the bus cycle. However, if the device is busy per-
forming a flash Erase or Program operation, no new inter-
nal Write command (memory write or register write) will be
executed. As long as the states of LAD[3:0] and LAD[4] are
known, the response of the SST49LF080A to signals
received during the LPC cycle should be predictable.
Abort Mechanism
If LFRAME# is driven low for one or more clock cycles after
the start of an LPC cycle, the cycle will be terminated. The
host may drive the LAD[3:0] with ‘1111b’ (ABORT nibble) to
return the interface to ready mode. The ABORT only
affects the current bus cycle. For a multi-cycle command
sequence, such as the Erase or Program SDP commands,
ABORT doesn’t interrupt the entire command sequence,
but only the current bus cycle of the command sequence.
The host can re-send the bus cycle and continue the SDP
command sequence after the device is ready again.
Write Operation Status Detection
The SST49LF080A device provides two software means to
detect the completion of a Write (Program or Erase) cycle,
in order to optimize the system Write cycle time. The soft-
ware detection includes two status bits: Data# Polling, D[7],
and Toggle Bit, D[6]. The End-of-Write detection mode is
incorporated into the LPC Read Cycle. The actual comple-
tion of the nonvolatile write is asynchronous with the sys-
tem; therefore, either a Data# Polling or Toggle Bit read
may be simultaneous with the completion of the Write
cycle. If this occurs, the system may possibly get an errone-
ous result, i.e., valid data may appear to conflict with either
D[7] or D[6]. In order to prevent spurious rejection, if an
erroneous result occurs, the software routine should
include a loop to read the accessed location an additional
two (2) times. If both reads are valid, then the device has
completed the Write cycle, otherwise the rejection is valid.
Data# Polling
When the SST49LF080A device is in the internal Program
operation, any attempt to read D[7] will produce the com-
plement of the true data. Once the Program operation is
completed, D[7] will produce true data. Note that even
though D[7] may have valid data immediately following the
completion of an internal Write operation, the remaining
data outputs may still be invalid: valid data on the entire
data bus will appear in subsequent successive Read
cycles after an interval of 1 μs. During internal Erase opera-
tion, any attempt to read D[7] will produce a ‘0’. Once the
internal Erase operation is completed, D[7] will produce a
‘1’. Proper status will not be given using Data# Polling if the
address is in the invalid range.
Toggle Bit
During the internal Program or Erase operation, any consec-
utive attempts to read D[6] will produce alternating 0s and
1s, i.e., toggling between 0 and 1. When the internal Pro-
gram or Erase operation is completed, the toggling will stop.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST49LF080A-33-4C-WH | 8 Mbit LPC Flash |
| SST502 | Current Regulator Diode(穩(wěn)壓電流為0.43mA的電流穩(wěn)壓二極管) |
| SST505 | Current Regulator Diode(穩(wěn)壓電流為1.00mA的電流穩(wěn)壓二極管) |
| SST506 | Current Regulator Diode(穩(wěn)壓電流為1.40mA的電流穩(wěn)壓二極管) |
| SST508 | Current Regulator Diode(穩(wěn)壓電流為2.40mA的電流穩(wěn)壓二極管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST49LF080A-33-4C-NHE | 功能描述:閃存 1M X 8 33MHz RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF080A-33-4C-NHE-T | 功能描述:閃存 8M (1Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF080A-33-4C-WH | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:8 Mbit LPC Flash |
| SST49LF080A-33-4C-WHE | 功能描述:閃存 1M X 8 33MHz RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF080A-33-4C-WHE-T | 功能描述:閃存 3.0 to 3.6V 8Mbit LPC Firmware 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。