- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365727 > SST49LF003A-33-4C-NH (SILICON STORAGE TECHNOLOGY INC) 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub PDF資料下載
參數(shù)資料
| 型號： | SST49LF003A-33-4C-NH |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | PROM |
| 英文描述： | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| 中文描述： | 384K X 8 FLASH 3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 4/36頁 |
| 文件大?。?/td> | 412K |
| 代理商： | SST49LF003A-33-4C-NH |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
4
Advance Information
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
2001 Silicon Storage Technology, Inc.
S71161-06-000
9/01
504
FIGURE 2: W
RITE
W
AVEFORMS
TABLE
2: FWH W
RITE
C
YCLE
Clock
Cycle
1
Field
Name
START
Field Contents
FWH[3:0]
1
1110
FWH[3:0]
Direction
IN
Comments
FWH4 must be active (low) for the part to respond.
Only the last start field (before FWH4 transitioning
high) should be recognized. The START field contents
indicate a FWH memory read cycle.
Indicates which SST49LF00xA device should
respond. If the IDSEL (ID select) field matches the
value ID[3:0], then that particular device will respond
to the whole bus cycle.
These seven clock cycles make up the 28-bit memory
address. YYYY is one nibble of the entire address.
Addresses are transferred most-significant nibble first.
This size field indicates how many bytes will be
transferred during multi-byte operations. The FWH
only supports single-byte writes. IMSIZE=0000b
This field is the least-significant nibble of the data byte.
This data is either the data to be programmed into the
flash memory or any valid flash command.
This field is the most-significant nibble of the data byte.
In this clock cycle, the master (Intel ICH) has driven the
then float bus to all ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
The SST49LF00xA takes control of the bus during this
cycle. During the next clock cycle it will be driving the
“sync” data.
The SST49LF00xA outputs the values 0000, indicat-
ing that it has received data or a flash command.
In this clock cycle, the SST49LF00xA has driven the
bus to all then float ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
The master (Intel ICH) resumes control of the bus during
this cycle.
2
IDSEL
0000 to 1111
IN
3-9
IMADDR
YYYY
IN
10
IMSIZE
0000 (1 byte)
IN
11
DATA
YYYY
IN
12
13
DATA
TAR0
YYYY
1111
IN
IN then Float
14
TAR1
1111 (float)
Float then OUT
15
RSYNC
0000
OUT
16
TAR0
1111
OUT then Float
17
TAR1
1111 (float)
Float then IN
T2.4 504
1. Field contents are valid on the rising edge of the present clock cycle.
CLK
FWH4
FWH[3:0]
504 ILL F60.1
STR
DATA
TAR
TAR
RSYNC
IMS
IMADDR
IDS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST49LF003A-33-4C-WH | MB 6C 6#20 SKT PLUG |
| SST49LF002A | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF002A-33-4C-NH | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF002A-33-4C-WH | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF003A | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST49LF003A-33-4C-WH | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF004A | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF004A-33-4C-NH | 制造商:Silicon Storage Technology (SST) 功能描述:NOR Flash, 512K x 8, 32 Pin, Plastic, PLCC |
| SST49LF004A-33-4C-WH | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| SST49LF004B | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。