
Data Sheet
CompactFlash Card
SST48CF008 / 016 / 024 / 032 / 048 / 064 / 096 / 128 / 192 / 256
31
2001 Silicon Storage Technology, Inc.
S71125-03-000
9/01
375
3.1.2 Contiguous I/O Mapped Addressing
When the system decodes a contiguous block of I/O registers to select the CompactFlash card, the registers are
accessed in the block of I/O space decoded by the system as follows:
Note:
Address lines which are not indicated are ignored by the CompactFlash card for accessing all the registers in this table.
TABLE
3-3: C
ONTIGUOUS
I/O D
ECODING
-REG
0
0
0
0
0
0
0
0
0
0
0
0
0
A
3
0
0
0
0
0
0
0
0
1
1
1
1
1
A
2
0
0
0
0
1
1
1
1
0
0
1
1
1
A
1
0
0
1
1
0
0
1
1
0
0
0
1
1
A
0
0
1
0
1
0
1
0
1
0
1
1
0
1
Offset
0
1
2
3
4
5
6
7
8
9
D
E
F
-IORD=0
Even RD Data
Error
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Status
Dup. Even RD Data
Dup. Odd RD Data
Dup. Error
Alt Status
Drive Address
-IOWR=0
Even WR Data
Features
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Command
Dup. Even WR Data
Dup. Odd WR Data
Dup. Features
Device Ctl
Reserved
Notes
1
1. Register 0 is accessed with -CE1 low and -CE2 low (and A
0
= Don’t Care) as a word register on the combined Odd Data Bus and
Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with -CE1 low and -CE2 high.
Note that the address space of this word register overlaps the address space of the Error and Feature byte-wide registers that lie at
offset 1. When accessed twice as byte register with -CE1 low, the first byte to be accessed is the Even Byte of the word and the sec-
ond byte accessed is the Odd Byte of the equivalent word access. A byte access to register 0 with -CE1 high and -CE2 low accesses
the error (read) or feature (write) register.
2
2. Registers at offset 8, 9, and D are non-overlapping duplicates of the registers at offset 0 and 1.
Register 8 is equivalent to register 0, while register 9 accesses the Odd Byte. Therefore, if the registers are byte accessed in the
order 9 then 8 the data will be transferred Odd Byte then Even Byte.
Repeated byte accesses to register 8 or 0 will access consecutive (Even then Odd) Bytes from the data buffer. Repeated word
accesses to register 8, 9, or 0 will access consecutive words from the data buffer. Repeated byte accesses to register 9 are not sup-
ported. However, repeated alternating byte accesses to registers 8 then 9 will access consecutive (Even then Odd) Bytes from the
data buffer. Byte accesses to register 9 access only the Odd Byte of the data.
2
2
2
T3-3.0 375