參數(shù)資料
型號(hào)： SST32HF164-70-4E-TBK
廠商： SILICON STORAGE TECHNOLOGY INC
元件分類： 存儲(chǔ)器
英文描述： Multi-Purpose Flash (MPF) + SRAM ComboMemory
中文描述： SPECIALTY MEMORY CIRCUIT, PBGA48
封裝： 10 X 12 MM, 1.20 MM HEIGHT, TBGA-48
文件頁(yè)數(shù)： 4/28頁(yè)
文件大?。?/td> 342K
代理商： SST32HF164-70-4E-TBK
4
Data Sheet
Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF802 / SST32HF162 / SST32HF164
2001 Silicon Storage Technology, Inc.
S71171-05-000
8/01
520
Sector- or Bank-Erase, the Toggle Bit is valid after the rising
edge of the sixth WE# (or BEF#) pulse. See Figure 10 for
Toggle Bit timing diagram and Figure 19 for a flowchart.
Flash Memory Data Protection
The SST32HF802/162/164 flash memory bank provides
both hardware and software features to protect nonvolatile
data from inadvertent writes.
Flash Hardware Data Protection
Noise/Glitch Protection: A WE# or BEF# pulse of less than
5 ns will not initiate a Write cycle.
V
DD
Power Up/Down Detection: The Write operation is
inhibited when V
DD
is less than 1.5V.
Write Inhibit Mode: Forcing OE# low, BEF# high, or WE#
high will inhibit the Flash Write operation. This prevents
inadvertent writes during power-up or power-down.
Flash Software Data Protection (SDP)
The SST32HF802/162/164 provide the JEDEC approved
software data protection scheme for all flash memory bank
data alteration operations, i.e., Program and Erase. Any
Program operation requires the inclusion of a series of
three-byte sequence. The three byte-load sequence is
used to initiate the Program operation, providing optimal
protection from inadvertent Write operations, e.g., during
the system power-up or power-down. Any Erase operation
requires the inclusion of six-byte load sequence. The
SST32HF802/162/164 devices are shipped with the soft-
ware data protection permanently enabled. See Table 4 for
the specific software command codes. During SDP com-
mand sequence, invalid SDP commands will abort the
device to the read mode, within Read Cycle Time (T
RC
).
Concurrent Read and Write Operations
The SST32HF802/162/164 provide the unique benefit of
being able to read from or write to SRAM, while simulta-
neously erasing or programming the Flash. This allows data
alteration code to be executed from SRAM, while altering
the data in Flash. The following table lists all valid states.
The device will ignore all SDP commands when an Erase
or Program operation is in progress. Note that Product
Identification commands use SDP; therefore, these com-
mands will also be ignored while an Erase or Program
operation is in progress.
Product Identification
The product identification mode identifies the devices as
the SST32HFxxx and manufacturer as SST.
This mode
may be accessed by software operations only. The
hardware device ID Read operation, which is typically
used by programmers, cannot be used on this device
because of the shared lines between flash and SRAM
in the multi-chip package. Therefore, application of
high voltage to pin A
9
may damage this device.
Users
may use the software product identification operation to
identify the part (i.e., using the device ID) when using multi-
ple manufacturers in the same socket. For details, see
Tables 3 and 4 for software operation, Figure 14 for the
software ID entry and read timing diagram and Figure 20
for the ID entry command sequence flowchart.
Product Identification Mode Exit/Reset
In order to return to the standard read mode, the Software
Product Identification mode must be exited. Exiting is
accomplished by issuing the Exit ID command sequence,
which returns the device to the Read operation. Please
note that the software-reset command is ignored during an
internal Program or Erase operation. See Table 4 for soft-
ware command codes, Figure 15 for timing waveform and
Figure 20 for a flowchart.
Design Considerations
SST recommends a high frequency 0.1 μF ceramic capac-
itor to be placed as close as possible between V
DD
and
V
SS
, e.g., less than 1 cm away from the V
DD
pin of the
device. Additionally, a low frequency 4.7 μF electrolytic
capacitor from V
DD
to V
SS
should be placed within 1 cm of
the V
DD
pin.
C
ONCURRENT
R
EAD
/W
RITE
S
TATE
T
ABLE
Flash
Program/Erase
Program/Erase
SRAM
Read
Write
TABLE
1: P
RODUCT
I
DENTIFICATION
Address
0000H
Data
00BFH
Manufacturer’s ID
Device ID
SST32HF802
SST32HF162/164
0001H
0001H
2781H
2782H
T1.1 520
相關(guān)PDF資料
PDF描述
SST32HF164-90-4C-EK Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF164-90-4C-TBK Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF164-90-4E-EK Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF164-90-4E-TBK Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF201 Multi-Purpose Flash (MPF) + SRAM ComboMemory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST32HF164-90-4C-EK 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:Multi-Purpose Flash (MPF) + SRAM ComboMemory
SST32HF164-90-4C-L3K 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIXED MEMORY|SRAM+EEPROM|CMOS|BGA|48PIN|PLASTIC
SST32HF164-90-4C-LBK 功能描述:組合存儲(chǔ)器 16M FLASH 4M SRAM RoHS:否 制造商:Microchip Technology 組織:512 K x 16 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:LFBGA-48 封裝:Tray
SST32HF164-90-4C-LBKE 功能描述:組合存儲(chǔ)器 16M FLASH 4M SRAM RoHS:否 制造商:Microchip Technology 組織:512 K x 16 電源電壓-最大: 電源電壓-最小: 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:LFBGA-48 封裝:Tray
SST32HF164-90-4C-TBK 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:Multi-Purpose Flash (MPF) + SRAM ComboMemory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*